Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a1fc26ba authored Dec 02, 2010 by Swapnil Nagle Committed by James Bottomley Dec 21, 2010

[SCSI] qla4xxx: memory wedge with peg_halt test in loop



Signed-off-by: Swapnil Nagle <swapnil.nagle@qlogic.com>
Signed-off-by: Vikas Chaudhary <vikas.chaudhary@qlogic.com>
Signed-off-by: Ravi Anand <ravi.anand@qlogic.com>
Signed-off-by: James Bottomley <James.Bottomley@suse.de>

parent 61391d31

drivers/scsi/qla4xxx/ql4_nx.c

+43 −0

Original line number	Original line	Diff line number	Diff line
	@@ -942,12 +942,55 @@ qla4_8xxx_pinit_from_rom(struct scsi_qla_host *ha, int verbose)

	/* Halt all the indiviual PEGs and other blocks of the ISP */		/* Halt all the indiviual PEGs and other blocks of the ISP */
	qla4_8xxx_rom_lock(ha);		qla4_8xxx_rom_lock(ha);

			/* mask all niu interrupts */
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_NIU + 0x40, 0xff);
			/* disable xge rx/tx */
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_NIU + 0x70000, 0x00);
			/* disable xg1 rx/tx */
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_NIU + 0x80000, 0x00);

			/* halt sre */
			val = qla4_8xxx_rd_32(ha, QLA82XX_CRB_SRE + 0x1000);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_SRE + 0x1000, val & (~(0x1)));

			/* halt epg */
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_EPG + 0x1300, 0x1);

			/* halt timers */
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_TIMER + 0x0, 0x0);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_TIMER + 0x8, 0x0);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_TIMER + 0x10, 0x0);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_TIMER + 0x18, 0x0);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_TIMER + 0x100, 0x0);

			/* halt pegs */
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_PEG_NET_0 + 0x3c, 1);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_PEG_NET_1 + 0x3c, 1);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_PEG_NET_2 + 0x3c, 1);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_PEG_NET_3 + 0x3c, 1);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_PEG_NET_4 + 0x3c, 1);

			/* big hammer */
			msleep(1000);
	if (test_bit(DPC_RESET_HA, &ha->dpc_flags))		if (test_bit(DPC_RESET_HA, &ha->dpc_flags))
	/* don't reset CAM block on reset */		/* don't reset CAM block on reset */
	qla4_8xxx_wr_32(ha, QLA82XX_ROMUSB_GLB_SW_RESET, 0xfeffffff);		qla4_8xxx_wr_32(ha, QLA82XX_ROMUSB_GLB_SW_RESET, 0xfeffffff);
	else		else
	qla4_8xxx_wr_32(ha, QLA82XX_ROMUSB_GLB_SW_RESET, 0xffffffff);		qla4_8xxx_wr_32(ha, QLA82XX_ROMUSB_GLB_SW_RESET, 0xffffffff);

			/* reset ms */
			val = qla4_8xxx_rd_32(ha, QLA82XX_CRB_QDR_NET + 0xe4);
			val \|= (1 << 1);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_QDR_NET + 0xe4, val);

			msleep(20);
			/* unreset ms */
			val = qla4_8xxx_rd_32(ha, QLA82XX_CRB_QDR_NET + 0xe4);
			val &= ~(1 << 1);
			qla4_8xxx_wr_32(ha, QLA82XX_CRB_QDR_NET + 0xe4, val);
			msleep(20);

	qla4_8xxx_rom_unlock(ha);		qla4_8xxx_rom_unlock(ha);

	/* Read the signature value from the flash.		/* Read the signature value from the flash.