Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 845253e7 authored by Sonny Jiang's avatar Sonny Jiang Committed by Alex Deucher
Browse files

drm/amdgpu: reset wptr at cp compute resume (v2) 



This patch is to resolve compute hang at resume time.

v2: (agd5f) squash in second fix

Signed-off-by: default avatarSonny Jiang <sonny.jiang@amd.com>
Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
parent dc78330a

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

+6 −0
Original line number Diff line number Diff line
@@ -3144,6 +3144,12 @@ static int gfx_v8_0_cp_compute_resume(struct amdgpu_device *adev) 
		WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL,

		       mqd->cp_hqd_pq_doorbell_control);



		/* reset read and write pointers, similar to CP_RB0_WPTR/_RPTR */

		ring->wptr = 0;

		mqd->cp_hqd_pq_wptr = ring->wptr;

		WREG32(mmCP_HQD_PQ_WPTR, mqd->cp_hqd_pq_wptr);

		mqd->cp_hqd_pq_rptr = RREG32(mmCP_HQD_PQ_RPTR);



		/* set the vmid for the queue */

		mqd->cp_hqd_vmid = 0;

		WREG32(mmCP_HQD_VMID, mqd->cp_hqd_vmid);