Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2ea2a273 authored by Nobuhiro Iwamatsu's avatar Nobuhiro Iwamatsu Committed by Bjorn Helgaas
Browse files

PCI: rcar: Write zeroes to reserved PCIEPARL bits



The lower 7 bits of PCIEPARL are reserved.  When we write to this register,
these bits must be 0.

Signed-off-by: default avatarNobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
Acked-by: default avatarPhil Edworthy <phil.edworthy@renesas.com>
Acked-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 1fc6aa96
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -342,7 +342,8 @@ static void rcar_pcie_setup_window(int win, struct rcar_pcie *pcie)
		res_start = res->start;

	rcar_pci_write_reg(pcie, upper_32_bits(res_start), PCIEPARH(win));
	rcar_pci_write_reg(pcie, lower_32_bits(res_start), PCIEPARL(win));
	rcar_pci_write_reg(pcie, lower_32_bits(res_start) & ~0x7F,
			   PCIEPARL(win));

	/* First resource is for IO */
	mask = PAR_ENABLE;