Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 28f93d0b authored by Markus Pargmann's avatar Markus Pargmann Committed by Shawn Guo
Browse files

ARM: dts: imx5: use imx51-ssi 



imx51-ssi and imx21-ssi are different IPs. imx51-ssi supports online
reconfiguration and needs this for correct interaction with SDMA. This
patch adds imx51-ssi before each imx21-ssi for all imx5 SoCs.

Signed-off-by: default avatarMarkus Pargmann <mpa@pengutronix.de>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent f742c22c

arch/arm/boot/dts/imx50.dtsi

+5 −2
Original line number Diff line number Diff line
@@ -140,7 +140,9 @@ 
				};



				ssi2: ssi@50014000 {

					compatible = "fsl,imx50-ssi", "fsl,imx21-ssi";

					compatible = "fsl,imx50-ssi",

							"fsl,imx51-ssi",

							"fsl,imx21-ssi";

					reg = <0x50014000 0x4000>;

					interrupts = <30>;

					clocks = <&clks IMX5_CLK_SSI2_IPG_GATE>;
@@ -445,7 +447,8 @@ 
			};



			ssi1: ssi@63fcc000 {

				compatible = "fsl,imx50-ssi", "fsl,imx21-ssi";

				compatible = "fsl,imx50-ssi", "fsl,imx51-ssi",

							"fsl,imx21-ssi";

				reg = <0x63fcc000 0x4000>;

				interrupts = <29>;

				clocks = <&clks IMX5_CLK_SSI1_IPG_GATE>;

arch/arm/boot/dts/imx53.dtsi

+7 −3
Original line number Diff line number Diff line
@@ -175,7 +175,9 @@ 
				};



				ssi2: ssi@50014000 {

					compatible = "fsl,imx53-ssi", "fsl,imx21-ssi";

					compatible = "fsl,imx53-ssi",

							"fsl,imx51-ssi",

							"fsl,imx21-ssi";

					reg = <0x50014000 0x4000>;

					interrupts = <30>;

					clocks = <&clks IMX5_CLK_SSI2_IPG_GATE>;
@@ -594,7 +596,8 @@ 
			};



			ssi1: ssi@63fcc000 {

				compatible = "fsl,imx53-ssi", "fsl,imx21-ssi";

				compatible = "fsl,imx53-ssi", "fsl,imx51-ssi",

						"fsl,imx21-ssi";

				reg = <0x63fcc000 0x4000>;

				interrupts = <29>;

				clocks = <&clks IMX5_CLK_SSI1_IPG_GATE>;
@@ -621,7 +624,8 @@ 
			};



			ssi3: ssi@63fe8000 {

				compatible = "fsl,imx53-ssi", "fsl,imx21-ssi";

				compatible = "fsl,imx53-ssi", "fsl,imx51-ssi",

						"fsl,imx21-ssi";

				reg = <0x63fe8000 0x4000>;

				interrupts = <96>;

				clocks = <&clks IMX5_CLK_SSI3_IPG_GATE>;