Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 20550a43 authored by Jiri Olsa's avatar Jiri Olsa Committed by Ingo Molnar
Browse files

perf/x86: Add hardware events translations for Intel P6 cpus 



Add support for Intel P6 processors to display 'events' sysfs
directory (/sys/devices/cpu/events/) with hw event translations:

  # ls /sys/devices/cpu/events/
  branch-instructions
  branch-misses
  bus-cycles
  cache-misses
  cache-references
  cpu-cycles
  instructions
  ref-cycles
  stalled-cycles-backend
  stalled-cycles-frontend

Suggested-by: default avatarPeter Zijlstra <a.p.zijlstra@chello.nl>
Signed-off-by: default avatarJiri Olsa <jolsa@redhat.com>
Cc: Vince Weaver <vincent.weaver@maine.edu>
Cc: Arnaldo Carvalho de Melo <acme@ghostprotocols.net>
Cc: Paul Mackerras <paulus@samba.org>
Cc: Corey Ashford <cjashfor@linux.vnet.ibm.com>
Cc: Frederic Weisbecker <fweisbec@gmail.com>
Cc: Stephane Eranian <eranian@google.com>
Signed-off-by: default avatarPeter Zijlstra <a.p.zijlstra@chello.nl>
Link: http://lkml.kernel.org/r/1349873598-12583-6-git-send-email-jolsa@redhat.com


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent 0bf79d44

arch/x86/kernel/cpu/perf_event.h

+1 −0
Original line number Diff line number Diff line
@@ -539,6 +539,7 @@ static inline void set_linear_ip(struct pt_regs *regs, unsigned long ip) 
}



ssize_t x86_event_sysfs_show(char *page, u64 config, u64 event);

ssize_t intel_event_sysfs_show(char *page, u64 config);



#ifdef CONFIG_CPU_SUP_AMD

arch/x86/kernel/cpu/perf_event_p6.c

+2 −0
Original line number Diff line number Diff line
@@ -134,6 +134,8 @@ static __initconst const struct x86_pmu p6_pmu = { 
	.event_constraints	= p6_event_constraints,



	.format_attrs		= intel_p6_formats_attr,

	.events_sysfs_show	= intel_event_sysfs_show,



};



__init int p6_pmu_init(void)