Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 97e7abc5 authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Stephen Warren
Browse files

ARM: tegra: Fix flow controller accesses



flowctrl_write_cpu_csr uses the cpu halt offsets and vice versa. This patch
fixes this bug.

Reported-by: default avatarDan Willemsen <dwillemsen@nvidia.com>
Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
[swarren: This problem was introduced in v3.4-rc1, in commit 26fe681f "ARM:
 tegra: functions to access the flowcontroller", when this file was first
 added]
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent 36be5051
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -53,10 +53,10 @@ static void flowctrl_update(u8 offset, u32 value)

void flowctrl_write_cpu_csr(unsigned int cpuid, u32 value)
{
	return flowctrl_update(flowctrl_offset_halt_cpu[cpuid], value);
	return flowctrl_update(flowctrl_offset_cpu_csr[cpuid], value);
}

void flowctrl_write_cpu_halt(unsigned int cpuid, u32 value)
{
	return flowctrl_update(flowctrl_offset_cpu_csr[cpuid], value);
	return flowctrl_update(flowctrl_offset_halt_cpu[cpuid], value);
}