Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 65fe31da authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Olof Johansson
Browse files

ARM: tegra: support for Tegra30 CPU powerdomains 



Secondary CPU powerdomains can be powergated on Tegra30. Add the necessary
functions to do this. This will be used to boot the secondary CPUs later on.

Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: default avatarStephen Warren <swarren@nvidia.com>
Tested-by: default avatarStephen Warren <swarren@nvidia.com>
Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parent 6cafa97d

arch/arm/mach-tegra/common.c

+3 −0
Original line number Diff line number Diff line
@@ -28,6 +28,7 @@ 


#include <mach/iomap.h>

#include <mach/system.h>

#include <mach/powergate.h>



#include "board.h"

#include "clock.h"
@@ -119,6 +120,7 @@ void __init tegra20_init_early(void) 
	tegra_clk_init_from_table(tegra20_clk_init_table);

	tegra_init_cache(0x331, 0x441);

	tegra_pmc_init();

	tegra_powergate_init();

}

#endif

#ifdef CONFIG_ARCH_TEGRA_3x_SOC
@@ -128,5 +130,6 @@ void __init tegra30_init_early(void) 
	tegra30_init_clocks();

	tegra_init_cache(0x441, 0x551);

	tegra_pmc_init();

	tegra_powergate_init();

}

#endif

arch/arm/mach-tegra/include/mach/powergate.h

+3 −0
Original line number Diff line number Diff line
@@ -38,6 +38,9 @@ 
#define TEGRA_POWERGATE_CPU0	TEGRA_POWERGATE_CPU

#define TEGRA_POWERGATE_3D0	TEGRA_POWERGATE_3D



int  __init tegra_powergate_init(void);



int tegra_cpu_powergate_id(int cpuid);

int tegra_powergate_is_powered(int id);

int tegra_powergate_power_on(int id);

int tegra_powergate_power_off(int id);

arch/arm/mach-tegra/powergate.c

+18 −1
Original line number Diff line number Diff line
@@ -41,6 +41,14 @@ 
#define PWRGATE_STATUS		0x38



static int tegra_num_powerdomains;

static int tegra_num_cpu_domains;

static u8 *tegra_cpu_domains;

static u8 tegra30_cpu_domains[] = {

	TEGRA_POWERGATE_CPU0,

	TEGRA_POWERGATE_CPU1,

	TEGRA_POWERGATE_CPU2,

	TEGRA_POWERGATE_CPU3,

};



static DEFINE_SPINLOCK(tegra_powergate_lock);
@@ -161,6 +169,14 @@ err_power: 
	return ret;

}



int tegra_cpu_powergate_id(int cpuid)

{

	if (cpuid > 0 && cpuid < tegra_num_cpu_domains)

		return tegra_cpu_domains[cpuid];



	return -EINVAL;

}



int __init tegra_powergate_init(void)

{

	switch (tegra_chip_id) {
@@ -169,6 +185,8 @@ int __init tegra_powergate_init(void) 
		break;

	case TEGRA30:

		tegra_num_powerdomains = 14;

		tegra_num_cpu_domains = 4;

		tegra_cpu_domains = tegra30_cpu_domains;

		break;

	default:

		/* Unknown Tegra variant. Disable powergating */
@@ -178,7 +196,6 @@ int __init tegra_powergate_init(void) 


	return 0;

}

arch_initcall(tegra_powergate_init);



#ifdef CONFIG_DEBUG_FS