Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 57ebbcaf authored by Nicolin Chen's avatar Nicolin Chen Committed by Mark Brown
Browse files

ASoC: fsl_esai: Only bypass sck_div for EXTAL source 



ESAI can only output EXTAL clock source directly. But for FSYS clock source,
ESAI can not output it without getting through PSR PM dividers.

So this patch adds an extra check in the code.

Signed-off-by: default avatarNicolin Chen <Guangyu.Chen@freescale.com>
Signed-off-by: default avatarMark Brown <broonie@linaro.org>
parent 89e47f62

sound/soc/fsl/fsl_esai.c

+7 −1
Original line number Diff line number Diff line
@@ -258,10 +258,16 @@ static int fsl_esai_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id, 
		return -EINVAL;

	}



	if (ratio == 1) {

	/* Only EXTAL source can be output directly without using PSR and PM */

	if (ratio == 1 && clksrc == esai_priv->extalclk) {

		/* Bypass all the dividers if not being needed */

		ecr |= tx ? ESAI_ECR_ETO : ESAI_ECR_ERO;

		goto out;

	} else if (ratio < 2) {

		/* The ratio should be no less than 2 if using other sources */

		dev_err(dai->dev, "failed to derive required HCK%c rate\n",

				tx ? 'T' : 'R');

		return -EINVAL;

	}



	ret = fsl_esai_divisor_cal(dai, tx, ratio, false, 0);