Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0f1cb203 authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/nvc0: fix incorrect TPC register setup 



Was hitting TPC+1's regs by accident, oops.

Reported-by: default avatarChristoph Bumiller <e0425955@student.tuwien.ac.at>
Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent b26e72fb

drivers/gpu/drm/nouveau/nvc0_graph.c

+2 −2
Original line number Diff line number Diff line
@@ -512,8 +512,8 @@ nvc0_graph_init_gpc_1(struct drm_device *dev) 
			nv_wr32(dev, TP_UNIT(gpc, tp, 0x224), 0xc0000000);

			nv_wr32(dev, TP_UNIT(gpc, tp, 0x48c), 0xc0000000);

			nv_wr32(dev, TP_UNIT(gpc, tp, 0x084), 0xc0000000);

			nv_wr32(dev, TP_UNIT(gpc, tp, 0xe44), 0x001ffffe);

			nv_wr32(dev, TP_UNIT(gpc, tp, 0xe4c), 0x0000000f);

			nv_wr32(dev, TP_UNIT(gpc, tp, 0x644), 0x001ffffe);

			nv_wr32(dev, TP_UNIT(gpc, tp, 0x64c), 0x0000000f);

		}

		nv_wr32(dev, GPC_UNIT(gpc, 0x2c90), 0xffffffff);

		nv_wr32(dev, GPC_UNIT(gpc, 0x2c94), 0xffffffff);