Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd3cc698 authored by Florian Tobias Schandinat's avatar Florian Tobias Schandinat
Browse files

viafb: remove duplicated clock storage 



The clocks can be easily recalculated by the timing and refresh value.
This brings us one step closer to removing VIAs modetable and use
generic ones and being easier extensible.

Signed-off-by: default avatarFlorian Tobias Schandinat <FlorianSchandinat@gmx.de>
parent 97597a39

drivers/video/via/dvi.c

+3 −1
Original line number Diff line number Diff line
@@ -195,7 +195,9 @@ void viafb_dvi_set_mode(struct VideoModeTable *mode, int mode_bpp, 
	struct crt_mode_table *pDviTiming;

	unsigned long desirePixelClock, maxPixelClock;

	pDviTiming = mode->crtc;

	desirePixelClock = pDviTiming->clk / 1000000;

	desirePixelClock = pDviTiming->refresh_rate

		* pDviTiming->crtc.hor_total * pDviTiming->crtc.ver_total

		/ 1000000;

	maxPixelClock = (unsigned long)viaparinfo->

		tmds_setting_info->max_pixel_clock;

drivers/video/via/hw.c

+4 −2
Original line number Diff line number Diff line
@@ -2030,7 +2030,7 @@ void viafb_fill_crtc_timing(struct crt_mode_table *crt_table, 
	int i;

	int index = 0;

	int h_addr, v_addr;

	u32 pll_D_N;

	u32 pll_D_N, clock;



	for (i = 0; i < video_mode->mode_array; i++) {

		index = i;
@@ -2083,7 +2083,9 @@ void viafb_fill_crtc_timing(struct crt_mode_table *crt_table, 
	    && (viaparinfo->chip_info->gfx_chip_name != UNICHROME_K400))

		viafb_load_FIFO_reg(set_iga, h_addr, v_addr);



	pll_D_N = viafb_get_clk_value(crt_table[index].clk);

	clock = crt_reg.hor_total * crt_reg.ver_total

		* crt_table[index].refresh_rate;

	pll_D_N = viafb_get_clk_value(clock);

	DEBUG_MSG(KERN_INFO "PLL=%x", pll_D_N);

	viafb_set_vclock(pll_D_N, set_iga);

drivers/video/via/lcd.c

+5 −3
Original line number Diff line number Diff line
@@ -612,7 +612,7 @@ void viafb_lcd_set_mode(struct crt_mode_table *mode_crt_table, 
	int set_vres = plvds_setting_info->v_active;

	int panel_hres = plvds_setting_info->lcd_panel_hres;

	int panel_vres = plvds_setting_info->lcd_panel_vres;

	u32 pll_D_N;

	u32 pll_D_N, clock;

	struct display_timing mode_crt_reg, panel_crt_reg;

	struct crt_mode_table *panel_crt_table = NULL;

	struct VideoModeTable *vmode_tbl = viafb_get_mode(panel_hres,
@@ -627,7 +627,9 @@ void viafb_lcd_set_mode(struct crt_mode_table *mode_crt_table, 
	DEBUG_MSG(KERN_INFO "bellow viafb_lcd_set_mode!!\n");

	if (VT1636_LVDS == plvds_chip_info->lvds_chip_name)

		viafb_init_lvds_vt1636(plvds_setting_info, plvds_chip_info);

	plvds_setting_info->vclk = panel_crt_table->clk;

	clock = panel_crt_reg.hor_total * panel_crt_reg.ver_total

		* panel_crt_table->refresh_rate;

	plvds_setting_info->vclk = clock;

	if (set_iga == IGA1) {

		/* IGA1 doesn't have LCD scaling, so set it as centering. */

		viafb_load_crtc_timing(lcd_centering_timging
@@ -662,7 +664,7 @@ void viafb_lcd_set_mode(struct crt_mode_table *mode_crt_table, 


	fill_lcd_format();



	pll_D_N = viafb_get_clk_value(panel_crt_table[0].clk);

	pll_D_N = viafb_get_clk_value(clock);

	DEBUG_MSG(KERN_INFO "PLL=0x%x", pll_D_N);

	viafb_set_vclock(pll_D_N, set_iga);

	lcd_patch_skew(plvds_setting_info, plvds_chip_info);

drivers/video/via/share.h

+0 −72
Original line number Diff line number Diff line
@@ -627,77 +627,6 @@ 
#define M2048x1536_R60_HSP      NEGATIVE

#define M2048x1536_R60_VSP      POSITIVE



/* define PLL index: */

#define CLK_25_175M     25175000

#define CLK_26_880M     26880000

#define CLK_29_581M     29581000

#define CLK_31_500M     31500000

#define CLK_31_728M     31728000

#define CLK_32_668M     32688000

#define CLK_36_000M     36000000

#define CLK_40_000M     40000000

#define CLK_41_291M     41291000

#define CLK_43_163M     43163000

#define CLK_45_250M     45250000	/* 45.46MHz */

#define CLK_46_000M     46000000

#define CLK_46_996M     46996000

#define CLK_48_000M     48000000

#define CLK_48_875M     48875000

#define CLK_49_500M     49500000

#define CLK_52_406M     52406000

#define CLK_52_977M     52977000

#define CLK_56_250M     56250000

#define CLK_57_275M     57275000

#define CLK_60_466M     60466000

#define CLK_61_500M     61500000

#define CLK_65_000M     65000000

#define CLK_65_178M     65178000

#define CLK_66_750M     66750000	/* 67.116MHz */

#define CLK_68_179M     68179000

#define CLK_69_924M     69924000

#define CLK_70_159M     70159000

#define CLK_72_000M     72000000

#define CLK_74_270M     74270000

#define CLK_78_750M     78750000

#define CLK_80_136M     80136000

#define CLK_83_375M     83375000

#define CLK_83_950M     83950000

#define CLK_84_750M     84750000	/* 84.537Mhz */

#define CLK_85_860M     85860000

#define CLK_88_750M     88750000

#define CLK_94_500M     94500000

#define CLK_97_750M     97750000

#define CLK_101_000M    101000000

#define CLK_106_500M    106500000

#define CLK_108_000M    108000000

#define CLK_113_309M    113309000

#define CLK_118_840M    118840000

#define CLK_119_000M    119000000

#define CLK_121_750M    121750000	/* 121.704MHz */

#define CLK_125_104M    125104000

#define CLK_135_000M    135000000

#define CLK_136_700M    136700000

#define CLK_138_400M    138400000

#define CLK_146_760M    146760000

#define CLK_148_500M    148500000



#define CLK_153_920M    153920000

#define CLK_156_000M    156000000

#define CLK_157_500M    157500000

#define CLK_162_000M    162000000

#define CLK_187_000M    187000000

#define CLK_193_295M    193295000

#define CLK_202_500M    202500000

#define CLK_204_000M    204000000

#define CLK_218_500M    218500000

#define CLK_234_000M    234000000

#define CLK_267_250M    267250000

#define CLK_297_500M    297500000

#define CLK_74_481M     74481000

#define CLK_172_798M    172798000

#define CLK_122_614M    122614000





/* Definition CRTC Timing Index */

#define H_TOTAL_INDEX               0

#define H_ADDR_INDEX                1
@@ -753,7 +682,6 @@ struct display_timing { 


struct crt_mode_table {

	int refresh_rate;

	unsigned long clk;

	int h_sync_polarity;

	int v_sync_polarity;

	struct display_timing crtc;

drivers/video/via/viamode.c

+121 −134

File changed.

Preview size limit exceeded, changes collapsed.