Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd3c190c authored by Santosh Mardi's avatar Santosh Mardi
Browse files

ARM: dts: msm: move devfreq nodes inside soc node for sm6150 



Multiple cpu_bw_mon nodes are listed under root dt node
which is incorrect. Fix this by moving them under soc node
for sm6150 target.

Change-Id: I37b15ca37355fb16ec9d6908cc64c4e1acfb8c10
Signed-off-by: default avatarSantosh Mardi <gsantosh@codeaurora.org>
parent ddd38efd

arch/arm64/boot/dts/qcom/sm6150.dtsi

+366 −367
Original line number Diff line number Diff line
@@ -638,387 +638,128 @@ 
		};

	};



	llcc_pmu: llcc-pmu@90cc000 {

		compatible = "qcom,qcom-llcc-pmu";

		reg = <0x090cc000 0x300>;

		reg-names = "lagg-base";

	mtp_batterydata: qcom,battery-data {

		qcom,batt-id-range-pct = <15>;

		#include "qg-batterydata-alium-3600mah.dtsi"

		#include "qg-batterydata-mlp356477-2800mah.dtsi"

	};



	llcc_bw_opp_table: llcc-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 150, 16); /*  2288 MB/s */

		BW_OPP_ENTRY( 300, 16); /*  4577 MB/s */

		BW_OPP_ENTRY( 466, 16); /*  7110 MB/s */

		BW_OPP_ENTRY( 600, 16); /*  9155 MB/s */

		BW_OPP_ENTRY( 806, 16); /* 12298 MB/s */

		BW_OPP_ENTRY( 933, 16); /* 14236 MB/s */

};



	cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		operating-points-v2 = <&llcc_bw_opp_table>;

	};

&soc {

	#address-cells = <1>;

	#size-cells = <1>;

	ranges = <0 0 0 0xffffffff>;

	compatible = "simple-bus";



	cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {

		compatible = "qcom,bimc-bwmon4";

		reg = <0x90b6400 0x300>, <0x90b6300 0x200>;

		reg-names = "base", "global_base";

		interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;

		qcom,mport = <0>;

		qcom,hw-timer-hz = <19200000>;

		qcom,target-dev = <&cpu_cpu_llcc_bw>;

		qcom,count-unit = <0x10000>;

	intc: interrupt-controller@17a00000 {

		compatible = "arm,gic-v3";

		#interrupt-cells = <3>;

		interrupt-controller;

		#redistributor-regions = <1>;

		redistributor-stride = <0x0 0x20000>;

		reg = <0x17a00000 0x10000>,     /* GICD */

		      <0x17a60000 0x100000>;    /* GICR * 8 */

		interrupts = <1 9 4>;

		interrupt-parent = <&intc>;

	};



	ddr_bw_opp_table: ddr-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 200, 4); /*  762 MB/s */

		BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */

		BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */

		BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */

		BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */

		BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */

		BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */

		BW_OPP_ENTRY(1353, 4); /* 5161 MB/s */

		BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */

		BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */

	pdc: interrupt-controller@b220000{

		compatible = "qcom,pdc-sm6150";

		reg = <0xb220000 0x400>;

		#interrupt-cells = <3>;

		interrupt-parent = <&intc>;

		interrupt-controller;

	};



	cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	timer {

		compatible = "arm,armv8-timer";

		interrupts = <1 1 0xf08>,

			     <1 2 0xf08>,

			     <1 3 0xf08>,

			     <1 0 0xf08>;

		clock-frequency = <19200000>;

	};



	cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@90cd000 {

		compatible = "qcom,bimc-bwmon5";

		reg = <0x90cd000 0x1000>;

		reg-names = "base";

		interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;

		qcom,hw-timer-hz = <19200000>;

		qcom,target-dev = <&cpu_llcc_ddr_bw>;

		qcom,count-unit = <0x10000>;

	};

	timer@0x17c20000{

		#address-cells = <1>;

		#size-cells = <1>;

		ranges;

		compatible = "arm,armv7-timer-mem";

		reg = <0x17c20000 0x1000>;

		clock-frequency = <19200000>;



	suspendable_ddr_bw_opp_table: suspendable-ddr-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY(   0, 4); /*    0 MB/s */

		BW_OPP_ENTRY( 200, 4); /*  762 MB/s */

		BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */

		BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */

		BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */

		BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */

		BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */

		BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */

		BW_OPP_ENTRY(1353, 4); /* 5161 MB/s */

		BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */

		BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */

		frame@0x17c21000 {

			frame-number = <0>;

			interrupts = <0 8 0x4>,

				     <0 6 0x4>;

			reg = <0x17c21000 0x1000>,

			      <0x17c22000 0x1000>;

		};



	cdsp_cdsp_l3_lat: qcom,cdsp-cdsp-l3-lat {

		compatible = "devfreq-simple-dev";

		clock-names = "devfreq_clk";

		clocks = <&clock_cpucc L3_MISC_VOTE_CLK>;

		governor = "powersave";

		frame@17c23000 {

			frame-number = <1>;

			interrupts = <0 9 0x4>;

			reg = <0x17c23000 0x1000>;

			status = "disabled";

		};



	cpu0_cpu_l3_lat: qcom,cpu0-cpu-l3-lat {

		compatible = "devfreq-simple-dev";

		clock-names = "devfreq_clk";

		clocks = <&clock_cpucc L3_CLUSTER0_VOTE_CLK>;

		governor = "performance";

		frame@17c25000 {

			frame-number = <2>;

			interrupts = <0 10 0x4>;

			reg = <0x17c25000 0x1000>;

			status = "disabled";

		};



	cpu0_cpu_l3_latmon: qcom,cpu0-cpu-l3-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_cpu_l3_lat>;

		qcom,cachemiss-ev = <0x17>;

		qcom,core-dev-table =

			<  576000  300000000 >,

			< 1017600  556800000 >,

			< 1209660  806400000 >,

			< 1516800  940800000 >,

			< 1804800 1363200000 >;

		frame@17c27000 {

			frame-number = <3>;

			interrupts = <0 11 0x4>;

			reg = <0x17c27000 0x1000>;

			status = "disabled";

		};



	cpu6_cpu_l3_lat: qcom,cpu6-cpu-l3-lat {

		compatible = "devfreq-simple-dev";

		clock-names = "devfreq_clk";

		clocks = <&clock_cpucc L3_CLUSTER1_VOTE_CLK>;

		governor = "performance";

		frame@17c29000 {

			frame-number = <4>;

			interrupts = <0 12 0x4>;

			reg = <0x17c29000 0x1000>;

			status = "disabled";

		};



	cpu6_cpu_l3_latmon: qcom,cpu6-cpu-l3-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_cpu_l3_lat>;

		qcom,cachemiss-ev = <0x17>;

		qcom,core-dev-table =

			< 1017600  556800000 >,

			< 1209600  806400000 >,

			< 1516800  940800000 >,

			< 1708800 1209600000 >,

			< 2208000 1363200000 >;

		frame@17c2b000 {

			frame-number = <5>;

			interrupts = <0 13 0x4>;

			reg = <0x17c2b000 0x1000>;

			status = "disabled";

		};



	cpu0_cpu_llcc_lat: qcom,cpu0-cpu-llcc-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		operating-points-v2 = <&llcc_bw_opp_table>;

		frame@17c2d000 {

			frame-number = <6>;

			interrupts = <0 14 0x4>;

			reg = <0x17c2d000 0x1000>;

			status = "disabled";

		};



	cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_cpu_llcc_lat>;

		qcom,cachemiss-ev = <0x2A>;

		qcom,core-dev-table =

			<  748000 MHZ_TO_MBPS(150, 16) >,

			< 1209600 MHZ_TO_MBPS(300, 16) >,

			< 1516800 MHZ_TO_MBPS(466, 16) >,

			< 1804800 MHZ_TO_MBPS(600, 16) >;

	};



	cpu6_cpu_llcc_lat: qcom,cpu6-cpu-llcc-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		operating-points-v2 = <&llcc_bw_opp_table>;

	clocks {

		sleep_clk: sleep-clk {

			compatible = "fixed-clock";

			clock-frequency = <32000>;

			clock-output-names = "chip_sleep_clk";

			#clock-cells = <1>;

		};



	cpu6_cpu_llcc_latmon: qcom,cpu6-cpu-llcc-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_cpu_llcc_lat>;

		qcom,cachemiss-ev = <0x2A>;

		qcom,core-dev-table =

			<  768000 MHZ_TO_MBPS(300, 16) >,

			< 1017600 MHZ_TO_MBPS(466, 16) >,

			< 1209600 MHZ_TO_MBPS(600, 16) >,

			< 1708800 MHZ_TO_MBPS(806, 16) >,

			< 2208000 MHZ_TO_MBPS(933, 16) >;

	};



	cpu0_llcc_ddr_lat: qcom,cpu0-llcc-ddr-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	clock_rpmh: qcom,rpmhclk {

		compatible = "qcom,rpmh-clk-sm6150";

		mboxes = <&apps_rsc 0>;

		mbox-names = "apps";

		#clock-cells = <1>;

	};



	cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_llcc_ddr_lat>;

		qcom,cachemiss-ev = <0x1000>;

		qcom,core-dev-table =

			<  748000 MHZ_TO_MBPS( 300, 4) >,

			< 1017600 MHZ_TO_MBPS( 451, 4) >,

			< 1209600 MHZ_TO_MBPS( 547, 4) >,

			< 1516800 MHZ_TO_MBPS( 768, 4) >,

			< 1804800 MHZ_TO_MBPS(1017, 4) >;

	};



	cpu6_llcc_ddr_lat: qcom,cpu6-llcc-ddr-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu6_llcc_ddr_latmon: qcom,cpu6-llcc-ddr-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_llcc_ddr_lat>;

		qcom,cachemiss-ev = <0x1000>;

		qcom,core-dev-table =

			<  768000 MHZ_TO_MBPS( 451, 4) >,

			< 1017600 MHZ_TO_MBPS( 547, 4) >,

			< 1209600 MHZ_TO_MBPS(1017, 4) >,

			< 1708800 MHZ_TO_MBPS(1555, 4) >,

			< 2208000 MHZ_TO_MBPS(1804, 4) >;

	};



	cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu0_computemon: qcom,cpu0-computemon {

		compatible = "qcom,arm-cpu-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;

		qcom,core-dev-table =

			<  748800 MHZ_TO_MBPS( 300, 4) >,

			< 1209600 MHZ_TO_MBPS( 451, 4) >,

			< 1593600 MHZ_TO_MBPS( 547, 4) >,

			< 1804800 MHZ_TO_MBPS( 768, 4) >;

	};



	cpu6_cpu_ddr_latfloor: qcom,cpu6-cpu-ddr-latfloor {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu6_computemon: qcom,cpu6-computemon {

		compatible = "qcom,arm-cpu-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_cpu_ddr_latfloor>;

		qcom,core-dev-table =

			< 1017600 MHZ_TO_MBPS( 300, 4) >,

			< 1209600 MHZ_TO_MBPS( 547, 4) >,

			< 1516800 MHZ_TO_MBPS( 768, 4) >,

			< 1708800 MHZ_TO_MBPS(1017, 4) >,

			< 2208000 MHZ_TO_MBPS(1804, 4) >;

	};



	mtp_batterydata: qcom,battery-data {

		qcom,batt-id-range-pct = <15>;

		#include "qg-batterydata-alium-3600mah.dtsi"

		#include "qg-batterydata-mlp356477-2800mah.dtsi"

	};

};



&soc {

	#address-cells = <1>;

	#size-cells = <1>;

	ranges = <0 0 0 0xffffffff>;

	compatible = "simple-bus";



	intc: interrupt-controller@17a00000 {

		compatible = "arm,gic-v3";

		#interrupt-cells = <3>;

		interrupt-controller;

		#redistributor-regions = <1>;

		redistributor-stride = <0x0 0x20000>;

		reg = <0x17a00000 0x10000>,     /* GICD */

		      <0x17a60000 0x100000>;    /* GICR * 8 */

		interrupts = <1 9 4>;

		interrupt-parent = <&intc>;

	};



	pdc: interrupt-controller@b220000{

		compatible = "qcom,pdc-sm6150";

		reg = <0xb220000 0x400>;

		#interrupt-cells = <3>;

		interrupt-parent = <&intc>;

		interrupt-controller;

	};



	timer {

		compatible = "arm,armv8-timer";

		interrupts = <1 1 0xf08>,

			     <1 2 0xf08>,

			     <1 3 0xf08>,

			     <1 0 0xf08>;

		clock-frequency = <19200000>;

	};



	timer@0x17c20000{

		#address-cells = <1>;

		#size-cells = <1>;

		ranges;

		compatible = "arm,armv7-timer-mem";

		reg = <0x17c20000 0x1000>;

		clock-frequency = <19200000>;



		frame@0x17c21000 {

			frame-number = <0>;

			interrupts = <0 8 0x4>,

				     <0 6 0x4>;

			reg = <0x17c21000 0x1000>,

			      <0x17c22000 0x1000>;

		};



		frame@17c23000 {

			frame-number = <1>;

			interrupts = <0 9 0x4>;

			reg = <0x17c23000 0x1000>;

			status = "disabled";

		};



		frame@17c25000 {

			frame-number = <2>;

			interrupts = <0 10 0x4>;

			reg = <0x17c25000 0x1000>;

			status = "disabled";

		};



		frame@17c27000 {

			frame-number = <3>;

			interrupts = <0 11 0x4>;

			reg = <0x17c27000 0x1000>;

			status = "disabled";

		};



		frame@17c29000 {

			frame-number = <4>;

			interrupts = <0 12 0x4>;

			reg = <0x17c29000 0x1000>;

			status = "disabled";

		};



		frame@17c2b000 {

			frame-number = <5>;

			interrupts = <0 13 0x4>;

			reg = <0x17c2b000 0x1000>;

			status = "disabled";

		};



		frame@17c2d000 {

			frame-number = <6>;

			interrupts = <0 14 0x4>;

			reg = <0x17c2d000 0x1000>;

			status = "disabled";

		};

	};



	clocks {

		sleep_clk: sleep-clk {

			compatible = "fixed-clock";

			clock-frequency = <32000>;

			clock-output-names = "chip_sleep_clk";

			#clock-cells = <1>;

		};

	};



	clock_rpmh: qcom,rpmhclk {

		compatible = "qcom,rpmh-clk-sm6150";

		mboxes = <&apps_rsc 0>;

		mbox-names = "apps";

		#clock-cells = <1>;

	};



	clock_aop: qcom,aopclk {

		compatible = "qcom,aop-qmp-clk";

		#clock-cells = <1>;

		mboxes = <&qmp_aop 0>;

		mbox-names = "qdss_clk";

	clock_aop: qcom,aopclk {

		compatible = "qcom,aop-qmp-clk";

		#clock-cells = <1>;

		mboxes = <&qmp_aop 0>;

		mbox-names = "qdss_clk";

	};



	clock_gcc: qcom,gcc@100000 {
@@ -2457,6 +2198,264 @@ 
		qcom,guard-memory;

	};



	llcc_pmu: llcc-pmu@90cc000 {

		compatible = "qcom,qcom-llcc-pmu";

		reg = <0x090cc000 0x300>;

		reg-names = "lagg-base";

	};



	llcc_bw_opp_table: llcc-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 150, 16); /*  2288 MB/s */

		BW_OPP_ENTRY( 300, 16); /*  4577 MB/s */

		BW_OPP_ENTRY( 466, 16); /*  7110 MB/s */

		BW_OPP_ENTRY( 600, 16); /*  9155 MB/s */

		BW_OPP_ENTRY( 806, 16); /* 12298 MB/s */

		BW_OPP_ENTRY( 933, 16); /* 14236 MB/s */

	};



	cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		operating-points-v2 = <&llcc_bw_opp_table>;

	};



	cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {

		compatible = "qcom,bimc-bwmon4";

		reg = <0x90b6400 0x300>, <0x90b6300 0x200>;

		reg-names = "base", "global_base";

		interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;

		qcom,mport = <0>;

		qcom,hw-timer-hz = <19200000>;

		qcom,target-dev = <&cpu_cpu_llcc_bw>;

		qcom,count-unit = <0x10000>;

	};



	ddr_bw_opp_table: ddr-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 200, 4); /*  762 MB/s */

		BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */

		BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */

		BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */

		BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */

		BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */

		BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */

		BW_OPP_ENTRY(1353, 4); /* 5161 MB/s */

		BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */

		BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */

	};



	cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@90cd000 {

		compatible = "qcom,bimc-bwmon5";

		reg = <0x90cd000 0x1000>;

		reg-names = "base";

		interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;

		qcom,hw-timer-hz = <19200000>;

		qcom,target-dev = <&cpu_llcc_ddr_bw>;

		qcom,count-unit = <0x10000>;

	};



	suspendable_ddr_bw_opp_table: suspendable-ddr-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY(   0, 4); /*    0 MB/s */

		BW_OPP_ENTRY( 200, 4); /*  762 MB/s */

		BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */

		BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */

		BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */

		BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */

		BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */

		BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */

		BW_OPP_ENTRY(1353, 4); /* 5161 MB/s */

		BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */

		BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */

	};



	cdsp_cdsp_l3_lat: qcom,cdsp-cdsp-l3-lat {

		compatible = "devfreq-simple-dev";

		clock-names = "devfreq_clk";

		clocks = <&clock_cpucc L3_MISC_VOTE_CLK>;

		governor = "powersave";

	};



	cpu0_cpu_l3_lat: qcom,cpu0-cpu-l3-lat {

		compatible = "devfreq-simple-dev";

		clock-names = "devfreq_clk";

		clocks = <&clock_cpucc L3_CLUSTER0_VOTE_CLK>;

		governor = "performance";

	};



	cpu0_cpu_l3_latmon: qcom,cpu0-cpu-l3-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_cpu_l3_lat>;

		qcom,cachemiss-ev = <0x17>;

		qcom,core-dev-table =

			<  576000  300000000 >,

			< 1017600  556800000 >,

			< 1209660  806400000 >,

			< 1516800  940800000 >,

			< 1804800 1363200000 >;

	};



	cpu6_cpu_l3_lat: qcom,cpu6-cpu-l3-lat {

		compatible = "devfreq-simple-dev";

		clock-names = "devfreq_clk";

		clocks = <&clock_cpucc L3_CLUSTER1_VOTE_CLK>;

		governor = "performance";

	};



	cpu6_cpu_l3_latmon: qcom,cpu6-cpu-l3-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_cpu_l3_lat>;

		qcom,cachemiss-ev = <0x17>;

		qcom,core-dev-table =

			< 1017600  556800000 >,

			< 1209600  806400000 >,

			< 1516800  940800000 >,

			< 1708800 1209600000 >,

			< 2208000 1363200000 >;

	};



	cpu0_cpu_llcc_lat: qcom,cpu0-cpu-llcc-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		operating-points-v2 = <&llcc_bw_opp_table>;

	};



	cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_cpu_llcc_lat>;

		qcom,cachemiss-ev = <0x2A>;

		qcom,core-dev-table =

			<  748000 MHZ_TO_MBPS(150, 16) >,

			< 1209600 MHZ_TO_MBPS(300, 16) >,

			< 1516800 MHZ_TO_MBPS(466, 16) >,

			< 1804800 MHZ_TO_MBPS(600, 16) >;

	};



	cpu6_cpu_llcc_lat: qcom,cpu6-cpu-llcc-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		operating-points-v2 = <&llcc_bw_opp_table>;

	};



	cpu6_cpu_llcc_latmon: qcom,cpu6-cpu-llcc-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_cpu_llcc_lat>;

		qcom,cachemiss-ev = <0x2A>;

		qcom,core-dev-table =

			<  768000 MHZ_TO_MBPS(300, 16) >,

			< 1017600 MHZ_TO_MBPS(466, 16) >,

			< 1209600 MHZ_TO_MBPS(600, 16) >,

			< 1708800 MHZ_TO_MBPS(806, 16) >,

			< 2208000 MHZ_TO_MBPS(933, 16) >;

	};



	cpu0_llcc_ddr_lat: qcom,cpu0-llcc-ddr-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_llcc_ddr_lat>;

		qcom,cachemiss-ev = <0x1000>;

		qcom,core-dev-table =

			<  748000 MHZ_TO_MBPS( 300, 4) >,

			< 1017600 MHZ_TO_MBPS( 451, 4) >,

			< 1209600 MHZ_TO_MBPS( 547, 4) >,

			< 1516800 MHZ_TO_MBPS( 768, 4) >,

			< 1804800 MHZ_TO_MBPS(1017, 4) >;

	};



	cpu6_llcc_ddr_lat: qcom,cpu6-llcc-ddr-lat {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu6_llcc_ddr_latmon: qcom,cpu6-llcc-ddr-latmon {

		compatible = "qcom,arm-memlat-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_llcc_ddr_lat>;

		qcom,cachemiss-ev = <0x1000>;

		qcom,core-dev-table =

			<  768000 MHZ_TO_MBPS( 451, 4) >,

			< 1017600 MHZ_TO_MBPS( 547, 4) >,

			< 1209600 MHZ_TO_MBPS(1017, 4) >,

			< 1708800 MHZ_TO_MBPS(1555, 4) >,

			< 2208000 MHZ_TO_MBPS(1804, 4) >;

	};



	cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu0_computemon: qcom,cpu0-computemon {

		compatible = "qcom,arm-cpu-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;

		qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;

		qcom,core-dev-table =

			<  748800 MHZ_TO_MBPS( 300, 4) >,

			< 1209600 MHZ_TO_MBPS( 451, 4) >,

			< 1593600 MHZ_TO_MBPS( 547, 4) >,

			< 1804800 MHZ_TO_MBPS( 768, 4) >;

	};



	cpu6_cpu_ddr_latfloor: qcom,cpu6-cpu-ddr-latfloor {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu6_computemon: qcom,cpu6-computemon {

		compatible = "qcom,arm-cpu-mon";

		qcom,cpulist = <&CPU6 &CPU7>;

		qcom,target-dev = <&cpu6_cpu_ddr_latfloor>;

		qcom,core-dev-table =

			< 1017600 MHZ_TO_MBPS( 300, 4) >,

			< 1209600 MHZ_TO_MBPS( 547, 4) >,

			< 1516800 MHZ_TO_MBPS( 768, 4) >,

			< 1708800 MHZ_TO_MBPS(1017, 4) >,

			< 2208000 MHZ_TO_MBPS(1804, 4) >;

	};

};



#include "pm6150.dtsi"