Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f8badd5f authored by Raviteja Tamatam's avatar Raviteja Tamatam
Browse files

ARM: dts: msm: add sde node for sdmmagpie target 



Add sde node for sdmmagpie target which will be used by
display driver.

Change-Id: I2ac029b8a196b175a3c3664da27415922a0b3da6
Signed-off-by: default avatarRaviteja Tamatam <travitej@codeaurora.org>
Signed-off-by: default avatarRitesh Kumar <riteshk@codeaurora.org>
parent 8f98759d

arch/arm64/boot/dts/qcom/sdmmagpie-idp-overlay.dts

+4 −0
Original line number Diff line number Diff line
@@ -24,3 +24,7 @@ 
	qcom,msm-id = <365 0x0>;

	qcom,board-id = <34 0>;

};



&dsi_sw43404_amoled_video_display {

	qcom,dsi-display-active;

};

arch/arm64/boot/dts/qcom/sdmmagpie-idp.dtsi

+64 −0
Original line number Diff line number Diff line
@@ -12,6 +12,7 @@ 
#include "sdmmagpie-thermal-overlay.dtsi"



#include <dt-bindings/gpio/gpio.h>

#include "sdmmagpie-sde-display.dtsi"



&soc {

};
@@ -81,3 +82,66 @@ 


	status = "ok";

};



&dsi_sw43404_amoled_video {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply_labibb_amoled>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,mdss-dsi-bl-min-level = <1>;

	qcom,mdss-dsi-bl-max-level = <4095>;

	qcom,platform-te-gpio = <&tlmm 10 0>;

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_sw43404_amoled_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply_labibb_amoled>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,mdss-dsi-bl-min-level = <1>;

	qcom,mdss-dsi-bl-max-level = <4095>;

	qcom,platform-te-gpio = <&tlmm 10 0>;

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_sw43404_amoled_fhd_plus_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply_labibb_amoled>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,mdss-dsi-bl-min-level = <1>;

	qcom,mdss-dsi-bl-max-level = <4095>;

	qcom,platform-te-gpio = <&tlmm 10 0>;

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_sim_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_sim_vid {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_dual_sim_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_dual_sim_vid {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_sim_dsc_375_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};



&dsi_dual_sim_dsc_375_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

	qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;

};

arch/arm64/boot/dts/qcom/sdmmagpie-pinctrl.dtsi

+28 −0
Original line number Diff line number Diff line
@@ -1016,6 +1016,34 @@ 
			};

		};



		pmx_sde_te {

			sde_te_active: sde_te_active {

				mux {

					pins = "gpio10";

					function = "mdp_vsync";

				};



				config {

					pins = "gpio10";

					drive-strength = <2>;   /* 2 mA */

					bias-pull-down;         /* PULL DOWN */

				};

			};



			sde_te_suspend: sde_te_suspend {

				mux {

					pins = "gpio10";

					function = "mdp_vsync";

				};



				config {

					pins = "gpio10";

					drive-strength = <2>;   /* 2 mA */

					bias-pull-down;         /* PULL DOWN */

				};

			};

		};



		/* SDC pin type */

		sdc1_clk_on: sdc1_clk_on {

			config {

arch/arm64/boot/dts/qcom/sdmmagpie-sde-display.dtsi

0 → 100644
+420 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2018, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



#include "dsi-panel-sim-video.dtsi"

#include "dsi-panel-sim-cmd.dtsi"

#include "dsi-panel-sim-dsc375-cmd.dtsi"

#include "dsi-panel-sim-dualmipi-video.dtsi"

#include "dsi-panel-sim-dualmipi-cmd.dtsi"

#include "dsi-panel-sim-dualmipi-dsc375-cmd.dtsi"

#include "dsi-panel-sw43404-amoled-dsc-wqhd-video.dtsi"

#include "dsi-panel-sw43404-amoled-dsc-wqhd-cmd.dtsi"

#include "dsi-panel-sw43404-amoled-dsc-fhd-plus-cmd.dtsi"

#include <dt-bindings/clock/mdss-10nm-pll-clk.h>



&soc {

	dsi_panel_pwr_supply: dsi_panel_pwr_supply {

		#address-cells = <1>;

		#size-cells = <0>;



		qcom,panel-supply-entry@0 {

			reg = <0>;

			qcom,supply-name = "vddio";

			qcom,supply-min-voltage = <1800000>;

			qcom,supply-max-voltage = <1800000>;

			qcom,supply-enable-load = <62000>;

			qcom,supply-disable-load = <80>;

			qcom,supply-post-on-sleep = <20>;

		};



		qcom,panel-supply-entry@1 {

			reg = <1>;

			qcom,supply-name = "lab";

			qcom,supply-min-voltage = <4600000>;

			qcom,supply-max-voltage = <6000000>;

			qcom,supply-enable-load = <100000>;

			qcom,supply-disable-load = <100>;

		};



		qcom,panel-supply-entry@2 {

			reg = <2>;

			qcom,supply-name = "ibb";

			qcom,supply-min-voltage = <4600000>;

			qcom,supply-max-voltage = <6000000>;

			qcom,supply-enable-load = <100000>;

			qcom,supply-disable-load = <100>;

			qcom,supply-post-on-sleep = <20>;

		};

	};



	dsi_panel_pwr_supply_no_labibb: dsi_panel_pwr_supply_no_labibb {

		#address-cells = <1>;

		#size-cells = <0>;



		qcom,panel-supply-entry@0 {

			reg = <0>;

			qcom,supply-name = "vddio";

			qcom,supply-min-voltage = <1800000>;

			qcom,supply-max-voltage = <1800000>;

			qcom,supply-enable-load = <62000>;

			qcom,supply-disable-load = <80>;

			qcom,supply-post-on-sleep = <20>;

		};

	};



	dsi_panel_pwr_supply_labibb_amoled: dsi_panel_pwr_supply_labibb_amoled {

		#address-cells = <1>;

		#size-cells = <0>;



		qcom,panel-supply-entry@0 {

			reg = <0>;

			qcom,supply-name = "vddio";

			qcom,supply-min-voltage = <1904000>;

			qcom,supply-max-voltage = <1904000>;

			qcom,supply-enable-load = <32000>;

			qcom,supply-disable-load = <80>;

		};



		qcom,panel-supply-entry@1 {

			reg = <1>;

			qcom,supply-name = "vdda-3p3";

			qcom,supply-min-voltage = <3008000>;

			qcom,supply-max-voltage = <3008000>;

			qcom,supply-enable-load = <13200>;

			qcom,supply-disable-load = <80>;

		};

	};



	dsi_sw43404_amoled_video_display: qcom,dsi-display@0 {

		label = "dsi_sw43404_amoled_video_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0>;

		qcom,dsi-phy-num = <0>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_sw43404_amoled_video>;

	};



	dsi_sw43404_amoled_cmd_display: qcom,dsi-display@1 {

		label = "dsi_sw43404_amoled_cmd_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0>;

		qcom,dsi-phy-num = <0>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_sw43404_amoled_cmd>;

	};



	dsi_sw43404_amoled_fhd_plus_cmd_display: qcom,dsi-display@2 {

		label = "dsi_sw43404_amoled_fhd_plus_cmd_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0>;

		qcom,dsi-phy-num = <0>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_sw43404_amoled_fhd_plus_cmd>;

	};



	dsi_sim_vid_display: qcom,dsi-display@3 {

		label = "dsi_sim_vid_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0>;

		qcom,dsi-phy-num = <0>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_sim_vid>;

	};



	dsi_dual_sim_vid_display: qcom,dsi-display@4 {

		label = "dsi_dual_sim_vid_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0 1>;

		qcom,dsi-phy-num = <0 1>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_dual_sim_vid>;

	};



	dsi_sim_cmd_display: qcom,dsi-display@5 {

		label = "dsi_sim_cmd_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0>;

		qcom,dsi-phy-num = <0>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_sim_cmd>;

	};



	dsi_dual_sim_cmd_display: qcom,dsi-display@6 {

		label = "dsi_dual_sim_cmd_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0 1>;

		qcom,dsi-phy-num = <0 1>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_dual_sim_cmd>;

	};



	dsi_sim_dsc_375_cmd_display: qcom,dsi-display@7 {

		label = "dsi_sim_dsc_375_cmd_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0>;

		qcom,dsi-phy-num = <0>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_sim_dsc_375_cmd>;

	};



	dsi_dual_sim_dsc_375_cmd_display: qcom,dsi-display@8 {

		label = "dsi_dual_sim_dsc_375_cmd_display";

		qcom,display-type = "primary";



		qcom,dsi-ctrl-num = <0 1>;

		qcom,dsi-phy-num = <0 1>;

		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";



		qcom,dsi-panel = <&dsi_dual_sim_dsc_375_cmd>;

	};



	sde_dsi: qcom,dsi-display {

		compatible = "qcom,dsi-display";



		qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;

		qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;



		clocks = <&mdss_dsi0_pll BYTECLK_MUX_0_CLK>,

			 <&mdss_dsi0_pll PCLK_MUX_0_CLK>,

			 <&mdss_dsi1_pll BYTECLK_MUX_1_CLK>,

			 <&mdss_dsi1_pll PCLK_MUX_1_CLK>;

		clock-names = "src_byte_clk0", "src_pixel_clk0",

				"src_byte_clk1", "src_pixel_clk1";



		pinctrl-names = "panel_active", "panel_suspend";

		pinctrl-0 = <&sde_te_active>;

		pinctrl-1 = <&sde_te_suspend>;



		qcom,platform-te-gpio = <&tlmm 10 0>;

		qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;



		vddio-supply = <&pm6150_l13>;

		vdda-3p3-supply = <&pm6150_l18>;

		lab-supply = <&lcdb_ldo_vreg>;

		ibb-supply = <&lcdb_ncp_vreg>;



		qcom,dsi-display-list =

			<&dsi_sw43404_amoled_video_display

			&dsi_sw43404_amoled_cmd_display

			&dsi_sw43404_amoled_fhd_plus_cmd_display

			&dsi_sim_vid_display

			&dsi_dual_sim_vid_display

			&dsi_sim_cmd_display

			&dsi_dual_sim_cmd_display

			&dsi_sim_dsc_375_cmd_display

			&dsi_dual_sim_dsc_375_cmd_display>;

	};



	sde_wb: qcom,wb-display@0 {

		compatible = "qcom,wb-display";

		cell-index = <0>;

		label = "wb_display";

	};

};



&sde_dp {

	qcom,dp-usbpd-detection = <&pm6150_pdphy>;

};



&mdss_mdp {

	connectors = <&sde_wb &sde_dsi>;

};



&dsi_sw43404_amoled_video {

	qcom,mdss-dsi-t-clk-post = <0x0A>;

	qcom,mdss-dsi-t-clk-pre = <0x21>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 1F 1E 05

				05 03 02 04 00];

			qcom,display-topology = <1 1 1>;

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_sw43404_amoled_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0A>;

	qcom,mdss-dsi-t-clk-pre = <0x21>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 1F 1E 05

				05 03 02 04 00];

			qcom,display-topology = <1 1 1>;

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_sw43404_amoled_fhd_plus_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0A>;

	qcom,mdss-dsi-t-clk-pre = <0x21>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 1F 1E 05

				05 03 02 04 00];

			qcom,display-topology = <1 1 1>;

			qcom,default-topology-index = <0>;

		};

	};

};





&dsi_sim_vid {

	qcom,mdss-dsi-t-clk-post = <0x0D>;

	qcom,mdss-dsi-t-clk-pre = <0x2D>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1C 07 07 23 21 07

				07 05 02 04 00];

			qcom,display-topology = <1 0 1>,

						<2 0 1>;

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_dual_sim_vid {

	qcom,mdss-dsi-t-clk-post = <0x0D>;

	qcom,mdss-dsi-t-clk-pre = <0x2D>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1C 07 07 23 21 07

				07 05 02 04 00];

			qcom,display-topology = <2 0 2>,

						<1 0 2>;

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_sim_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0C>;

	qcom,mdss-dsi-t-clk-pre = <0x29>;

	qcom,ulps-enabled;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07

				07 04 02 04 00];

			qcom,display-topology = <1 1 1>,

						<2 2 1>;

			qcom,default-topology-index = <1>;

			qcom,panel-roi-alignment = <720 40 720 40 720 40>;

			qcom,partial-update-enabled = "single_roi";

		};



		timing@1{

			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07

				07 04 02 04 00];

			qcom,display-topology = <1 1 1>,

						<2 2 1>;

			qcom,default-topology-index = <1>;

			qcom,panel-roi-alignment = <540 40 540 40 540 40>;

			qcom,partial-update-enabled = "single_roi";

		};



		timing@2{

			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07

				07 04 02 04 00];

			qcom,display-topology = <1 1 1>,

						<2 2 1>;

			qcom,default-topology-index = <1>;

			qcom,panel-roi-alignment = <360 40 360 40 360 40>;

			qcom,partial-update-enabled = "single_roi";

		};

	};

};



&dsi_dual_sim_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0D>;

	qcom,mdss-dsi-t-clk-pre = <0x2D>;

	qcom,ulps-enabled;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 26 24 09

				09 06 02 04 00];

			qcom,display-topology = <2 0 2>;

			qcom,default-topology-index = <0>;

		};

		timing@1{

			qcom,mdss-dsi-panel-phy-timings = [00 1C 07 07 23 21 07

				07 05 02 04 00];

			qcom,display-topology = <2 0 2>,

						<1 0 2>;

			qcom,default-topology-index = <0>;

		};

		timing@2{

			qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 21 20 06

				06 04 02 04 00];

			qcom,display-topology = <2 0 2>;

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_sim_dsc_375_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0D>;

	qcom,mdss-dsi-t-clk-pre = <0x2D>;

	qcom,ulps-enabled;

	qcom,mdss-dsi-display-timings {

		timing@0 { /* 1080p */

			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07

				07 04 02 04 00];

			qcom,display-topology = <1 1 1>;

			qcom,default-topology-index = <0>;

		};

		timing@1 { /* qhd */

			qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1F 05

				05 03 02 04 00];

			qcom,display-topology = <1 1 1>,

						<2 2 1>, /* dsc merge */

						<2 1 1>; /* 3d mux */

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_dual_sim_dsc_375_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0D>;

	qcom,mdss-dsi-t-clk-pre = <0x2D>;

	qcom,ulps-enabled;

	qcom,mdss-dsi-display-timings {

		timing@0 { /* qhd */

			qcom,mdss-dsi-panel-phy-timings = [00 1C 07 07 23 21 07

				07 05 02 04 00];

			qcom,display-topology = <2 2 2>;

			qcom,default-topology-index = <0>;

		};

		timing@1 { /* 4k */

			qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 21 20 06

				06 04 02 04 00];

			qcom,display-topology = <2 2 2>;

			qcom,default-topology-index = <0>;

		};

	};

};

arch/arm64/boot/dts/qcom/sdmmagpie-sde-pll.dtsi

0 → 100644
+110 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2018, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



&soc {

	mdss_dsi0_pll: qcom,mdss_dsi_pll@ae94a00 {

		compatible = "qcom,mdss_dsi_pll_10nm";

		label = "MDSS DSI 0 PLL";

		cell-index = <0>;

		#clock-cells = <1>;

		reg = <0xae94a00 0x1e0>,

		      <0xae94400 0x800>,

		      <0xaf03000 0x8>;

		reg-names = "pll_base", "phy_base", "gdsc_base";

		clocks = <&clock_dispcc DISP_CC_MDSS_AHB_CLK>;

		clock-names = "iface_clk";

		clock-rate = <0>;

		gdsc-supply = <&mdss_core_gdsc>;

		qcom,platform-supply-entries {

			#address-cells = <1>;

			#size-cells = <0>;

			qcom,platform-supply-entry@0 {

				reg = <0>;

				qcom,supply-name = "gdsc";

				qcom,supply-min-voltage = <0>;

				qcom,supply-max-voltage = <0>;

				qcom,supply-enable-load = <0>;

				qcom,supply-disable-load = <0>;

			};

		};

	};



	mdss_dsi1_pll: qcom,mdss_dsi_pll@ae96a00 {

		compatible = "qcom,mdss_dsi_pll_10nm";

		label = "MDSS DSI 1 PLL";

		cell-index = <1>;

		#clock-cells = <1>;

		reg = <0xae96a00 0x1e0>,

		      <0xae96400 0x800>,

		      <0xaf03000 0x8>;

		reg-names = "pll_base", "phy_base", "gdsc_base";

		clocks = <&clock_dispcc DISP_CC_MDSS_AHB_CLK>;

		clock-names = "iface_clk";

		clock-rate = <0>;

		gdsc-supply = <&mdss_core_gdsc>;

		qcom,platform-supply-entries {

			#address-cells = <1>;

			#size-cells = <0>;

			qcom,platform-supply-entry@0 {

				reg = <0>;

				qcom,supply-name = "gdsc";

				qcom,supply-min-voltage = <0>;

				qcom,supply-max-voltage = <0>;

				qcom,supply-enable-load = <0>;

				qcom,supply-disable-load = <0>;

			};

		};

	};



	mdss_dp_pll: qcom,mdss_dp_pll@ae90000 {

		status = "disabled";

		compatible = "qcom,mdss_dp_pll_10nm";

		label = "MDSS DP PLL";

		cell-index = <0>;

		#clock-cells = <1>;



		reg = <0x088ea000 0x200>,

		      <0x088eaa00 0x200>,

		      <0x088ea200 0x200>,

		      <0x088ea600 0x200>,

		      <0xaf03000 0x8>;

		reg-names = "pll_base", "phy_base", "ln_tx0_base",

			"ln_tx1_base", "gdsc_base";



		gdsc-supply = <&mdss_core_gdsc>;



		clocks = <&clock_dispcc DISP_CC_MDSS_AHB_CLK>,

			 <&clock_rpmh RPMH_CXO_CLK>,

			 <&clock_gcc GCC_USB3_PRIM_CLKREF_CLK>,

			 <&clock_gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,

			 <&clock_gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;

		clock-names = "iface_clk", "ref_clk_src", "ref_clk",

			"cfg_ahb_clk", "pipe_clk";

		clock-rate = <0>;



		qcom,platform-supply-entries {

			#address-cells = <1>;

			#size-cells = <0>;



			qcom,platform-supply-entry@0 {

				reg = <0>;

				qcom,supply-name = "gdsc";

				qcom,supply-min-voltage = <0>;

				qcom,supply-max-voltage = <0>;

				qcom,supply-enable-load = <0>;

				qcom,supply-disable-load = <0>;

			};



		};

	};



};