Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f7ee85b5 authored by Sahitya Tummala's avatar Sahitya Tummala
Browse files

ARM: dts: msm: Update GCC_UFS_PHY_AXI_CLK rate for sdmmagpie and sm6150 



Align GCC_UFS_PHY_AXI_CLK max clock rate to its' max NOM rate to save
power. There isn't any performance gain by running in max TURBO rate.

Change-Id: I209b4e8017afac2ec8987b69a9b48df56452d87b
Signed-off-by: default avatarSahitya Tummala <stummala@codeaurora.org>
parent 3a82981b

arch/arm64/boot/dts/qcom/sdmmagpie.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -2172,7 +2172,7 @@ 
			<&clock_gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,

			<&clock_gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>;

		freq-table-hz =

			<50000000 240000000>,

			<50000000 200000000>,

			<0 0>,

			<0 0>,

			<37500000 150000000>,

arch/arm64/boot/dts/qcom/sm6150.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -1630,7 +1630,7 @@ 
			<&clock_gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,

			<&clock_gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>;

		freq-table-hz =

			<50000000 240000000>,

			<50000000 200000000>,

			<0 0>,

			<0 0>,

			<37500000 150000000>,