Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f283745b authored by Andrew Lunn's avatar Andrew Lunn Committed by David S. Miller
Browse files

arm: vf610: zii devel b: Add support for switch interrupts 



The Switches use GPIO lines to indicate interrupts from two of the
switches.

With these interrupts in place, we can make use of the interrupt
controllers within the switch to indicate when the internal PHYs
generate an interrupt. Use standard PHY properties to do this.

Signed-off-by: default avatarAndrew Lunn <andrew@lunn.ch>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent ae0219cb

arch/arm/boot/dts/vf610-zii-dev-rev-b.dts

+51 −0
Original line number Diff line number Diff line
@@ -88,10 +88,16 @@ 


			switch0: switch0@0 {

				compatible = "marvell,mv88e6085";

				pinctrl-0 = <&pinctrl_gpio_switch0>;

				pinctrl-names = "default";

				#address-cells = <1>;

				#size-cells = <0>;

				reg = <0>;

				dsa,member = <0 0>;

				interrupt-parent = <&gpio0>;

				interrupts = <27 IRQ_TYPE_LEVEL_LOW>;

				interrupt-controller;

				#interrupt-cells = <2>;



				ports {

					#address-cells = <1>;
@@ -99,16 +105,19 @@ 
					port@0 {

						reg = <0>;

						label = "lan0";

						phy-handle = <&switch0phy0>;

					};



					port@1 {

						reg = <1>;

						label = "lan1";

						phy-handle = <&switch0phy1>;

					};



					port@2 {

						reg = <2>;

						label = "lan2";

						phy-handle = <&switch0phy2>;

					};



					switch0port5: port@5 {
@@ -133,6 +142,24 @@ 
						};

					};

				};

				mdio {

					#address-cells = <1>;

					#size-cells = <0>;

					switch0phy0: switch0phy0@0 {

						reg = <0>;

						interrupt-parent = <&switch0>;

						interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;

					};

					switch0phy1: switch1phy0@1 {

						reg = <1>;

						interrupt-parent = <&switch0>;

						interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;					};

					switch0phy2: switch1phy0@2 {

						reg = <2>;

						interrupt-parent = <&switch0>;

						interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;

					};

				};

			};

		};
@@ -143,10 +170,16 @@ 


			switch1: switch1@0 {

				compatible = "marvell,mv88e6085";

				pinctrl-0 = <&pinctrl_gpio_switch1>;

				pinctrl-names = "default";

				#address-cells = <1>;

				#size-cells = <0>;

				reg = <0>;

				dsa,member = <0 1>;

				interrupt-parent = <&gpio0>;

				interrupts = <26 IRQ_TYPE_LEVEL_LOW>;

				interrupt-controller;

				#interrupt-cells = <2>;



				ports {

					#address-cells = <1>;
@@ -196,12 +229,18 @@ 
					#size-cells = <0>;

					switch1phy0: switch1phy0@0 {

						reg = <0>;

						interrupt-parent = <&switch1>;

						interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;

					};

					switch1phy1: switch1phy0@1 {

						reg = <1>;

						interrupt-parent = <&switch1>;

						interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;

					};

					switch1phy2: switch1phy0@2 {

						reg = <2>;

						interrupt-parent = <&switch1>;

						interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;

					};

				};

			};
@@ -636,6 +675,18 @@ 
		>;

	};



	pinctrl_gpio_switch0: pinctrl-gpio-switch0 {

		fsl,pins = <

			VF610_PAD_PTB5__GPIO_27		0x219d

		>;

	};



	pinctrl_gpio_switch1: pinctrl-gpio-switch1 {

		fsl,pins = <

			VF610_PAD_PTB4__GPIO_26		0x219d

		>;

	};



	pinctrl_i2c_mux_reset: pinctrl-i2c-mux-reset {

		fsl,pins = <

			 VF610_PAD_PTE14__GPIO_119	0x31c2