Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f2493eeb authored by Can Guo's avatar Can Guo Committed by Gerrit - the friendly Code Review server
Browse files

scsi: ufs: Update attribute MAX_CORE_CLK_1US_CYCLES value for HS gear1 mode



Update DME_VS_CORE_CLK_CTRL.MAX_CORE_CLK_1US_CYCLES to 38 to cater for
37.5MHz UFS unipro core clock frequency in HS gear1 mode.

Change-Id: I358827dc06cd853e920e26d295a58629158df088
Signed-off-by: default avatarCan Guo <cang@codeaurora.org>
parent 6ab17a19
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -2354,10 +2354,10 @@ static int ufs_qcom_clk_scale_down_post_change(struct ufs_hba *hba)

	if (ufs_qcom_cap_svs2(host))
		/*
		 * For SVS2 set unipro core clock cycles to 37 and
		 * For SVS2 set unipro core clock cycles to 38 and
		 * clear clock divider
		 */
		err = ufs_qcom_set_dme_vs_core_clk_ctrl_clear_div(hba, 37, 2);
		err = ufs_qcom_set_dme_vs_core_clk_ctrl_clear_div(hba, 38, 2);
	else
		/*
		 * For SVS set unipro core clock cycles to 75 and