Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit eadf9e98 authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: fix compilation issue in qcs405"

parents 9b2defe8 d844c372
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -29,7 +29,7 @@
		pinctrl-0 = <&tasha_mclk_default>;
		pinctrl-1 = <&tasha_mclk_default>;
		#clock-names = "osr_clk";
		#clocks = <&pms405_div_clk>;
		#clocks = <&pms405_clkdiv>;
		#clock-cells = <1>;
	};

+28 −29
Original line number Diff line number Diff line
#ifndef __AUDIO_CODEC_PORT_TYPES_H
#define __AUDIO_CODEC_PORT_TYPES_H

enum codec_port_type {
	SPKR_L = 1,
	SPKR_L_BOOST,
	SPKR_L_COMP,
	SPKR_L_VI,
	SPKR_R,
	SPKR_R_BOOST,
	SPKR_R_COMP,
	SPKR_R_VI,
	HPH,
	COMPANDER,
	CLSH,
	LO,
	DSD,
	MBHC,
	ADC1,
	ADC2,
	ADC3,
	DMIC1,
	DMIC2,
	DMIC3,
	DMIC4,
	DMIC5,
	DMIC6,
	DMIC7,
	DMIC8,
	DMIC9,
	DMIC10,
};
#define SPKR_L 1
#define SPKR_L_BOOST 2
#define SPKR_L_COMP 3
#define SPKR_L_VI 4
#define SPKR_R 5
#define SPKR_R_BOOST 6
#define SPKR_R_COMP 7
#define SPKR_R_VI 8
#define HPH 9
#define COMPANDER 10
#define CLSH 11
#define LO 12
#define DSD 13
#define MBHC 14
#define ADC1 15
#define ADC2 16
#define ADC3 17
#define DMIC1 18
#define DMIC2 19
#define DMIC3 20
#define DMIC4 21
#define DMIC5 22
#define DMIC6 23
#define DMIC7 24
#define DMIC8 25
#define DMIC9 26
#define DMIC10 27

#endif /* __AUDIO_CODEC_PORT_TYPES_H */