Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e73223ee authored by Tony Truong's avatar Tony Truong
Browse files

ARM: dts: msm: update PCIe PHY settings to v0.96 for sdxprairie



Update PCIe PHY settings to version 0.96 based on hardware
recommendation for sdxprairie.

Change-Id: I3ff3f5196395e50ef8a2da20175abb25f46bbea3
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent 681f798f
Loading
Loading
Loading
Loading
+63 −43
Original line number Diff line number Diff line
@@ -45,6 +45,7 @@
				0 0 0 4 &intc 0 140 0>;

		qcom,phy-sequence = <0x1240 0x03 0x0
				0x1010 0x00 0x0
				0x101c 0x31 0x0
				0x1020 0x01 0x0
				0x1024 0xce 0x0
@@ -74,7 +75,7 @@
				0x10dc 0x55 0x0
				0x10e0 0x05 0x0
				0x110c 0x02 0x0
				0x1154 0x32 0x0
				0x1154 0x34 0x0
				0x1158 0x12 0x0
				0x115c 0x00 0x0
				0x1168 0x05 0x0
@@ -88,55 +89,74 @@
				0x11bc 0x22 0x0
				0x106c 0x0a 0x0
				0x1070 0x10 0x0
				0x11a4 0x05 0x0
				0x11a8 0x0f 0x0
				0x008c 0x06 0x0
				0x00e0 0x01 0x0
				0x00c4 0x01 0x0
				0x0258 0x16 0x0
				0x0a58 0x16 0x0
				0x161c 0xc1 0x0
				0x1690 0x00 0x0
				0x13e4 0x02 0x0
				0x1708 0x02 0x0
				0x16a0 0x14 0x0
				0x13d8 0x01 0x0
				0x16fc 0x01 0x0
				0x13dc 0x00 0x0
				0x1700 0x00 0x0
				0x13e0 0x16 0x0
				0x16f0 0x13 0x0
				0x16f4 0x13 0x0
				0x0b78 0x83 0x0
				0x0b60 0xe2 0x0
				0x0b64 0x04 0x0
				0x0b70 0xff 0x0
				0x0378 0x83 0x0
				0x0360 0xe2 0x0
				0x0364 0x04 0x0
				0x0368 0x30 0x0
				0x0370 0xff 0x0
				0x0088 0x05 0x0
				0x008c 0x06 0x0
				0x034c 0x14 0x0
				0x0350 0xbf 0x0
				0x03cc 0x42 0x0
				0x03d0 0x0d 0x0
				0x03d4 0x77 0x0
				0x03d8 0x2d 0x0
				0x03dc 0x39 0x0
				0x03e0 0x9f 0x0
				0x03e4 0x0f 0x0
				0x03e8 0x63 0x0
				0x03ec 0xbf 0x0
				0x03f0 0x79 0x0
				0x03f4 0x4f 0x0
				0x03f8 0x0f 0x0
				0x0888 0x05 0x0
				0x03fc 0xd5 0x0
				0x02ac 0x7f 0x0
				0x0310 0x55 0x0
				0x0334 0x0c 0x0
				0x0338 0x00 0x0
				0x0350 0x0f 0x0
				0x088c 0x06 0x0
				0x0b4c 0x14 0x0
				0x0b50 0xbf 0x0
				0x08e0 0x01 0x0
				0x08c4 0x01 0x0
				0x0a58 0x16 0x0
				0x0b78 0x83 0x0
				0x0b60 0xe2 0x0
				0x0b64 0x04 0x0
				0x0b68 0x30 0x0
				0x0b70 0xff 0x0
				0x0bcc 0x42 0x0
				0x0bd0 0x0d 0x0
				0x0bd4 0x77 0x0
				0x0bd8 0x2d 0x0
				0x0bdc 0x39 0x0
				0x0be0 0x9f 0x0
				0x0be4 0x0f 0x0
				0x0be8 0x63 0x0
				0x0bec 0xbf 0x0
				0x0bf0 0x79 0x0
				0x0bf4 0x4f 0x0
				0x0bf8 0x0f 0x0
				0x1060 0x28 0x0
				0x0368 0x00 0x0
				0x0b68 0x00 0x0
				0x0424 0x10 0x0
				0x0c24 0x10 0x0
				0x043c 0x10 0x0
				0x0c3c 0x10 0x0
				0x0310 0x00 0x0
				0x0310 0x00 0x0
				0x00e4 0x25 0x0
				0x08e4 0x25 0x0
				0x000c 0x20 0x0
				0x080c 0x20 0x0
				0x0b70 0x3f 0x0
				0x0b74 0x00 0x0
				0x0370 0x3f 0x0
				0x0374 0x00 0x0
				0x0bfc 0xd5 0x0
				0x0aac 0x7f 0x0
				0x0b10 0x55 0x0
				0x0b34 0x0c 0x0
				0x0b38 0x00 0x0
				0x0b50 0x0f 0x0
				0x161c 0xc1 0x0
				0x1690 0x00 0x0
				0x13e4 0x03 0x0
				0x1708 0x03 0x0
				0x16a0 0x16 0x0
				0x13e0 0x16 0x0
				0x13d8 0x01 0x0
				0x16fc 0x01 0x0
				0x13dc 0x00 0x0
				0x1700 0x00 0x0
				0x1828 0x50 0x0
				0x1c28 0x50 0x0
				0x1200 0x00 0x0
				0x1244 0x03 0x0>;

@@ -166,7 +186,7 @@

		qcom,slv-addr-space-size = <0x40000000>;

		qcom,pcie-phy-ver = <0x1000>;
		qcom,pcie-phy-ver = <0x1096>;
		qcom,use-19p2mhz-aux-clk;
		qcom,phy-status-offset = <0x1214>;
		qcom,phy-status-bit = <7>;