Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e3aeca1d authored by Linus Walleij's avatar Linus Walleij
Browse files

ARM: dts: add PCI to the Gemini device trees 



The Cortina Gemini has an internal PCI root bus, add this to
the device tree, and add interrupt mapping (swizzling) to the
relevant systems device trees.

Cc: Janos Laube <janos.dev@gmail.com>
Cc: Paulius Zaleckas <paulius.zaleckas@gmail.com>
Cc: Hans Ulli Kroll <ulli.kroll@googlemail.com>
Cc: Florian Fainelli <f.fainelli@gmail.com>
Cc: Feng-Hsin Chiang <john453@faraday-tech.com>
Cc: Greentime Hu <green.hu@gmail.com>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 552c804a

arch/arm/boot/dts/gemini-sq201.dts

+22 −0
Original line number Original line Diff line number Diff line
@@ -92,5 +92,27 @@ 
				read-only;

				read-only;

			};

			};

		};

		};



		pci@50000000 {

			status = "okay";

			interrupt-map-mask = <0xf800 0 0 7>;

			interrupt-map =

				<0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */

				<0x4800 0 0 2 &pci_intc 1>,

				<0x4800 0 0 3 &pci_intc 2>,

				<0x4800 0 0 4 &pci_intc 3>,

				<0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */

				<0x5000 0 0 2 &pci_intc 2>,

				<0x5000 0 0 3 &pci_intc 3>,

				<0x5000 0 0 4 &pci_intc 0>,

				<0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */

				<0x5800 0 0 2 &pci_intc 3>,

				<0x5800 0 0 3 &pci_intc 0>,

				<0x5800 0 0 4 &pci_intc 1>,

				<0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */

				<0x6000 0 0 2 &pci_intc 0>,

				<0x6000 0 0 3 &pci_intc 1>,

				<0x6000 0 0 4 &pci_intc 2>;

		};

	};

	};

};
 
};

arch/arm/boot/dts/gemini.dtsi

+42 −0
Original line number Original line Diff line number Diff line
@@ -110,5 +110,47 @@ 
			interrupt-controller;

			interrupt-controller;

			#interrupt-cells = <2>;

			#interrupt-cells = <2>;

		};

		};



		pci@50000000 {

			compatible = "cortina,gemini-pci", "faraday,ftpci100";

			/*

			 * The first 256 bytes in the IO range is actually used

			 * to configure the host bridge.

			 */

			reg = <0x50000000 0x100>;

			#address-cells = <3>;

			#size-cells = <2>;

			#interrupt-cells = <1>;

			status = "disabled";



			bus-range = <0x00 0xff>;

			/* PCI ranges mappings */

			ranges =

			/* 1MiB I/O space 0x50000000-0x500fffff */

			<0x01000000 0 0          0x50000000 0 0x00100000>,

			/* 128MiB non-prefetchable memory 0x58000000-0x5fffffff */

			<0x02000000 0 0x58000000 0x58000000 0 0x08000000>;



			/* DMA ranges */

			dma-ranges =

			/* 128MiB at 0x00000000-0x07ffffff */

			<0x02000000 0 0x00000000 0x00000000 0 0x08000000>,

			/* 64MiB at 0x00000000-0x03ffffff */

			<0x02000000 0 0x00000000 0x00000000 0 0x04000000>,

			/* 64MiB at 0x00000000-0x03ffffff */

			<0x02000000 0 0x00000000 0x00000000 0 0x04000000>;



			/*

			 * This PCI host bridge variant has a cascaded interrupt

			 * controller embedded in the host bridge.

			 */

			pci_intc: interrupt-controller {

				interrupt-parent = <&intcon>;

				interrupts = <8 IRQ_TYPE_LEVEL_HIGH>;

				interrupt-controller;

				#address-cells = <0>;

				#interrupt-cells = <1>;

			};

		};

	};

	};

};
 
};