Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dda7aa43 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Update bandwidth table format for sdmshrike"

parents 1df8f4cf 545a93c0

arch/arm64/boot/dts/qcom/sdmshrike.dtsi

+43 −72
Original line number Diff line number Diff line 
/* Copyright (c) 2018, The Linux Foundation. All rights reserved.

/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -24,6 +24,7 @@ 
#include <dt-bindings/msm/msm-bus-ids.h>



#define MHZ_TO_MBPS(mhz, w) ((mhz * 1000000 * w) / (1024 * 1024))

#define BW_OPP_ENTRY(mhz, w) opp-mhz {opp-hz = /bits/ 64 <MHZ_TO_MBPS(mhz, w)>;}



/ {

	model = "Qualcomm Technologies, Inc. SDMSHRIKE";
@@ -685,19 +686,23 @@ 
		reg-names = "lagg-base", "beac-base";

	};



	llcc_bw_opp_table: llcc-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 150, 16); /*  2288 MB/s */

		BW_OPP_ENTRY( 200, 16); /*  3051 MB/s */

		BW_OPP_ENTRY( 403, 16); /*  6149 MB/s */

		BW_OPP_ENTRY( 533, 16); /*  8132 MB/s */

		BW_OPP_ENTRY( 666, 16); /* 10162 MB/s */

		BW_OPP_ENTRY( 777, 16); /* 11856 MB/s */

	};



	cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS(150, 16) >, /*  2288 MB/s */

			< MHZ_TO_MBPS(200, 16) >, /*  4577 MB/s */

			< MHZ_TO_MBPS(403, 16) >, /*  6149 MB/s */

			< MHZ_TO_MBPS(533, 16) >, /*  8132 MB/s */

			< MHZ_TO_MBPS(666, 16) >, /* 10162 MB/s */

			< MHZ_TO_MBPS(777, 16) >; /* 11856 MB/s */

		operating-points-v2 = <&llcc_bw_opp_table>;

	};



	cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {
@@ -711,24 +716,28 @@ 
		qcom,count-unit = <0x10000>;

	};



	ddr_bw_opp_table: ddr-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 200, 4); /*  762 MB/s */

		BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */

		BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */

		BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */

		BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */

		BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */

		BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */

		BW_OPP_ENTRY(1296, 4); /* 4943 MB/s */

		BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */

		BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */

		BW_OPP_ENTRY(2092, 4); /* 7980 MB/s */

	};



	cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {

		compatible = "qcom,devbw";

		governor = "performance";

		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS( 200, 4) >, /* 762 MB/s */

			< MHZ_TO_MBPS( 300, 4) >, /* 1144 MB/s */

			< MHZ_TO_MBPS( 451, 4) >, /* 1720 MB/s */

			< MHZ_TO_MBPS( 547, 4) >, /* 2086 MB/s */

			< MHZ_TO_MBPS( 681, 4) >, /* 2597 MB/s */

			< MHZ_TO_MBPS( 768, 4) >, /* 2929 MB/s */

			< MHZ_TO_MBPS(1017, 4) >, /* 3879 MB/s */

			< MHZ_TO_MBPS(1296, 4) >, /* 4943 MB/s */

			< MHZ_TO_MBPS(1555, 4) >, /* 5931 MB/s */

			< MHZ_TO_MBPS(1804, 4) >, /* 6881 MB/s */

			< MHZ_TO_MBPS(2092, 4) >; /* 7980 MB/s */

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@90cd000 {
@@ -796,13 +805,7 @@ 
		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS(150, 16) >, /*  2288 MB/s */

			< MHZ_TO_MBPS(200, 16) >, /*  4577 MB/s */

			< MHZ_TO_MBPS(403, 16) >, /*  6149 MB/s */

			< MHZ_TO_MBPS(533, 16) >, /*  8132 MB/s */

			< MHZ_TO_MBPS(666, 16) >, /* 10162 MB/s */

			< MHZ_TO_MBPS(777, 16) >; /* 11856 MB/s */

		operating-points-v2 = <&llcc_bw_opp_table>;

	};



	cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {
@@ -825,13 +828,7 @@ 
		qcom,src-dst-ports =

			<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_LLCC>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS(150, 16) >, /*  2288 MB/s */

			< MHZ_TO_MBPS(200, 16) >, /*  4577 MB/s */

			< MHZ_TO_MBPS(403, 16) >, /*  6149 MB/s */

			< MHZ_TO_MBPS(533, 16) >, /*  8132 MB/s */

			< MHZ_TO_MBPS(666, 16) >, /* 10162 MB/s */

			< MHZ_TO_MBPS(777, 16) >; /* 11856 MB/s */

		operating-points-v2 = <&llcc_bw_opp_table>;

	};



	cpu4_cpu_llcc_latmon: qcom,cpu4-cpu-llcc-latmon {
@@ -854,18 +851,7 @@ 
		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS( 200, 4) >, /* 762 MB/s */

			< MHZ_TO_MBPS( 300, 4) >, /* 1144 MB/s */

			< MHZ_TO_MBPS( 451, 4) >, /* 1720 MB/s */

			< MHZ_TO_MBPS( 547, 4) >, /* 2086 MB/s */

			< MHZ_TO_MBPS( 681, 4) >, /* 2597 MB/s */

			< MHZ_TO_MBPS( 768, 4) >, /* 2929 MB/s */

			< MHZ_TO_MBPS(1017, 4) >, /* 3879 MB/s */

			< MHZ_TO_MBPS(1296, 4) >, /* 4943 MB/s */

			< MHZ_TO_MBPS(1555, 4) >, /* 5931 MB/s */

			< MHZ_TO_MBPS(1804, 4) >, /* 6881 MB/s */

			< MHZ_TO_MBPS(2092, 4) >; /* 7980 MB/s */

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {
@@ -888,18 +874,7 @@ 
		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS( 200, 4) >, /* 762 MB/s */

			< MHZ_TO_MBPS( 300, 4) >, /* 1144 MB/s */

			< MHZ_TO_MBPS( 451, 4) >, /* 1720 MB/s */

			< MHZ_TO_MBPS( 547, 4) >, /* 2086 MB/s */

			< MHZ_TO_MBPS( 681, 4) >, /* 2597 MB/s */

			< MHZ_TO_MBPS( 768, 4) >, /* 2929 MB/s */

			< MHZ_TO_MBPS(1017, 4) >, /* 3879 MB/s */

			< MHZ_TO_MBPS(1296, 4) >, /* 4943 MB/s */

			< MHZ_TO_MBPS(1555, 4) >, /* 5931 MB/s */

			< MHZ_TO_MBPS(1804, 4) >, /* 6881 MB/s */

			< MHZ_TO_MBPS(2092, 4) >; /* 7980 MB/s */

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu4_llcc_ddr_latmon: qcom,cpu4-llcc-ddr-latmon {
@@ -923,18 +898,7 @@ 
		qcom,src-dst-ports =

			<MSM_BUS_MASTER_LLCC MSM_BUS_SLAVE_EBI_CH0>;

		qcom,active-only;

		qcom,bw-tbl =

			< MHZ_TO_MBPS( 200, 4) >, /* 762 MB/s */

			< MHZ_TO_MBPS( 300, 4) >, /* 1144 MB/s */

			< MHZ_TO_MBPS( 451, 4) >, /* 1720 MB/s */

			< MHZ_TO_MBPS( 547, 4) >, /* 2086 MB/s */

			< MHZ_TO_MBPS( 681, 4) >, /* 2597 MB/s */

			< MHZ_TO_MBPS( 768, 4) >, /* 2929 MB/s */

			< MHZ_TO_MBPS(1017, 4) >, /* 3879 MB/s */

			< MHZ_TO_MBPS(1296, 4) >, /* 4943 MB/s */

			< MHZ_TO_MBPS(1555, 4) >, /* 5931 MB/s */

			< MHZ_TO_MBPS(1804, 4) >, /* 6881 MB/s */

			< MHZ_TO_MBPS(2092, 4) >; /* 7980 MB/s */

		operating-points-v2 = <&ddr_bw_opp_table>;

	};



	cpu4_computemon: qcom,cpu4-computemon {
@@ -1246,13 +1210,20 @@ 
				  <CONTROL_TCS 0>;

	};



	keepalive_opp_table: keepalive-opp-table {

		compatible = "operating-points-v2";

		opp-1 {

			opp-hz = /bits/ 64 < 1 >;

		};

	};



	snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {

		compatible = "qcom,devbw";

		governor = "powersave";

		qcom,src-dst-ports = <1 627>;

		qcom,active-only;

		status = "ok";

		qcom,bw-tbl = < 1 >;

		operating-points-v2 = <&keepalive_opp_table>;

	};



	cdsp_keepalive: qcom,cdsp_keepalive {
@@ -1261,7 +1232,7 @@ 
		qcom,src-dst-ports = <154 10070>;

		qcom,active-only;

		status = "ok";

		qcom,bw-tbl = < 1 >;

		operating-points-v2 = <&keepalive_opp_table>;

	};



	clock_rpmh: qcom,rpmhclk {