Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d94ab068 authored by Daniel Vetter's avatar Daniel Vetter
Browse files

drm/i915: Explicitly cast pipe -> intel_dpll_id 



We only do this on IBX where there's a fixed pch dpll to pipe
assignment. Being explicit about it can't really hurt and makes
sparse happy.

Reviewed-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent e143a21c

drivers/gpu/drm/i915/intel_display.c

+3 −2
Original line number Diff line number Diff line
@@ -3097,7 +3097,7 @@ static struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc) 


	if (HAS_PCH_IBX(dev_priv->dev)) {

		/* Ironlake PCH has a fixed PLL->PCH pipe mapping. */

		i = crtc->pipe;

		i = (enum intel_dpll_id) crtc->pipe;

		pll = &dev_priv->shared_dplls[i];



		DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
@@ -5856,7 +5856,8 @@ static bool ironlake_get_pipe_config(struct intel_crtc *crtc, 
		ironlake_get_fdi_m_n_config(crtc, pipe_config);



		if (HAS_PCH_IBX(dev_priv->dev)) {

			pipe_config->shared_dpll = crtc->pipe;

			pipe_config->shared_dpll =

				(enum intel_dpll_id) crtc->pipe;

		} else {

			tmp = I915_READ(PCH_DPLL_SEL);

			if (tmp & TRANS_DPLLB_SEL(crtc->pipe))