Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d1a36ece authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "clk: qcom: update 14nm PLL settings as per hardware recommendation"

parents c2812750 d5a1ac4b

drivers/clk/qcom/mdss/mdss-dsi-pll-14nm-util.c

+3 −3
Original line number Diff line number Diff line 
/* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.

/* Copyright (c) 2015-2019, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -430,8 +430,8 @@ static void mdss_dsi_pll_14nm_input_init(struct mdss_pll_resources *pll, 
	pdb->in.pll_ip_trim = 4;	/* 4, reg: 0x0404 */

	pdb->in.pll_cpcset_cur = 1;	/* 1, reg: 0x04f0, bit 0 - 2 */

	pdb->in.pll_cpmset_cur = 1;	/* 1, reg: 0x04f0, bit 3 - 5 */

	pdb->in.pll_icpmset = 4;	/* 4, reg: 0x04fc, bit 3 - 5 */

	pdb->in.pll_icpcset = 4;	/* 4, reg: 0x04fc, bit 0 - 2 */

	pdb->in.pll_icpmset = 7;	/* 4, reg: 0x04fc, bit 3 - 5 */

	pdb->in.pll_icpcset = 7;	/* 4, reg: 0x04fc, bit 0 - 2 */

	pdb->in.pll_icpmset_p = 0;	/* 0, reg: 0x04f4, bit 0 - 2 */

	pdb->in.pll_icpmset_m = 0;	/* 0, reg: 0x04f4, bit 3 - 5 */

	pdb->in.pll_icpcset_p = 0;	/* 0, reg: 0x04f8, bit 0 - 2 */