Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d0c175da authored by Alexander Müller's avatar Alexander Müller Committed by Michael Turquette
Browse files

meson: clk: Move register definitions to meson8b.h 



Move the register definitions into a separate header file
to reflect the gxbb implementation.

Signed-off-by: default avatarAlexander Müller <serveralex@gmail.com>
Signed-off-by: default avatarMichael Turquette <mturquette@baylibre.com>
Link: lkml.kernel.org/r/1472319654-59048-3-git-send-email-serveralex@gmail.com
parent 23353817

drivers/clk/meson/meson8b.c

+1 −16
Original line number Diff line number Diff line
@@ -28,22 +28,7 @@ 
#include <linux/init.h>



#include "clkc.h"



/*

 * Clock controller register offsets

 *

 * Register offsets from the HardKernel[0] data sheet are listed in comment

 * blocks below. Those offsets must be multiplied by 4 before adding them to

 * the base address to get the right value

 *

 * [0] http://dn.odroid.com/S805/Datasheet/S805_Datasheet%20V0.8%2020150126.pdf

 */

#define MESON8B_REG_SYS_CPU_CNTL1	0x015c /* 0x57 offset in data sheet */

#define MESON8B_REG_HHI_MPEG		0x0174 /* 0x5d offset in data sheet */

#define MESON8B_REG_MALI		0x01b0 /* 0x6c offset in data sheet */

#define MESON8B_REG_PLL_FIXED		0x0280

#define MESON8B_REG_PLL_SYS		0x0300

#define MESON8B_REG_PLL_VID		0x0320

#include "meson8b.h"



static DEFINE_SPINLOCK(clk_lock);

drivers/clk/meson/meson8b.h

0 → 100644
+40 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2015 Endless Mobile, Inc.

 * Author: Carlo Caione <carlo@endlessm.com>

 *

 * Copyright (c) 2016 BayLibre, Inc.

 * Michael Turquette <mturquette@baylibre.com>

 *

 * This program is free software; you can redistribute it and/or modify it

 * under the terms and conditions of the GNU General Public License,

 * version 2, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope it will be useful, but WITHOUT

 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

 * more details.

 *

 * You should have received a copy of the GNU General Public License along with

 * this program.  If not, see <http://www.gnu.org/licenses/>.

 */



#ifndef __MESON8B_H

#define __MESON8B_H



/*

 * Clock controller register offsets

 *

 * Register offsets from the HardKernel[0] data sheet are listed in comment

 * blocks below. Those offsets must be multiplied by 4 before adding them to

 * the base address to get the right value

 *

 * [0] http://dn.odroid.com/S805/Datasheet/S805_Datasheet%20V0.8%2020150126.pdf

 */

#define MESON8B_REG_SYS_CPU_CNTL1	0x015c /* 0x57 offset in data sheet */

#define MESON8B_REG_HHI_MPEG		0x0174 /* 0x5d offset in data sheet */

#define MESON8B_REG_MALI		0x01b0 /* 0x6c offset in data sheet */

#define MESON8B_REG_PLL_FIXED		0x0280

#define MESON8B_REG_PLL_SYS		0x0300

#define MESON8B_REG_PLL_VID		0x0320



#endif /* __MESON8B_H */