Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cb2f1798 authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "drm/msm/sde: allow PP buffer overflow irq disable after encoder disable"

parents ac2b2415 2616fd07
Loading
Loading
Loading
Loading
+6 −10
Original line number Original line Diff line number Diff line
@@ -1120,20 +1120,16 @@ static void sde_encoder_phys_wb_irq_ctrl(


	if (enable) {
	if (enable) {
		sde_encoder_helper_register_irq(phys, INTR_IDX_WB_DONE);
		sde_encoder_helper_register_irq(phys, INTR_IDX_WB_DONE);
		if (phys->in_clone_mode) {
		for (index = 0; index < CRTC_DUAL_MIXERS; index++)
		for (index = 0; index < CRTC_DUAL_MIXERS; index++)
			sde_encoder_helper_register_irq(phys,
			sde_encoder_helper_register_irq(phys,
				cwb_irq_tbl[index + pp]);
				cwb_irq_tbl[index + pp]);
		}
	} else {
	} else {
		sde_encoder_helper_unregister_irq(phys, INTR_IDX_WB_DONE);
		sde_encoder_helper_unregister_irq(phys, INTR_IDX_WB_DONE);
		if (phys->in_clone_mode) {
		for (index = 0; index < CRTC_DUAL_MIXERS; index++)
		for (index = 0; index < CRTC_DUAL_MIXERS; index++)
			sde_encoder_helper_unregister_irq(phys,
			sde_encoder_helper_unregister_irq(phys,
				cwb_irq_tbl[index + pp]);
				cwb_irq_tbl[index + pp]);
	}
	}
}
}
}


/**
/**
 * sde_encoder_phys_wb_mode_set - set display mode
 * sde_encoder_phys_wb_mode_set - set display mode