Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c530d23a authored by Lothar Waßmann's avatar Lothar Waßmann Committed by Shawn Guo
Browse files

ARM: dts: imx6ul: specify proper clocks for the PWM nodes 



i.MX6UL PWMs require real clocks. Define the appropriate clocks for
the PWM units.

Signed-off-by: default avatarLothar Waßmann <LW@KARO-electronics.de>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent d97ca99f

arch/arm/boot/dts/imx6ul.dtsi

+8 −8
Original line number Original line Diff line number Diff line
@@ -508,8 +508,8 @@ 
				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				reg = <0x020f0000 0x4000>;

				reg = <0x020f0000 0x4000>;

				interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;

				interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks IMX6UL_CLK_DUMMY>,

				clocks = <&clks IMX6UL_CLK_PWM5>,

					 <&clks IMX6UL_CLK_DUMMY>;

					 <&clks IMX6UL_CLK_PWM5>;

				clock-names = "ipg", "per";

				clock-names = "ipg", "per";

				#pwm-cells = <2>;

				#pwm-cells = <2>;

			};

			};
@@ -518,8 +518,8 @@ 
				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				reg = <0x020f4000 0x4000>;

				reg = <0x020f4000 0x4000>;

				interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;

				interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks IMX6UL_CLK_DUMMY>,

				clocks = <&clks IMX6UL_CLK_PWM6>,

					 <&clks IMX6UL_CLK_DUMMY>;

					 <&clks IMX6UL_CLK_PWM6>;

				clock-names = "ipg", "per";

				clock-names = "ipg", "per";

				#pwm-cells = <2>;

				#pwm-cells = <2>;

			};

			};
@@ -528,8 +528,8 @@ 
				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				reg = <0x020f8000 0x4000>;

				reg = <0x020f8000 0x4000>;

				interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;

				interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks IMX6UL_CLK_DUMMY>,

				clocks = <&clks IMX6UL_CLK_PWM7>,

					 <&clks IMX6UL_CLK_DUMMY>;

					 <&clks IMX6UL_CLK_PWM7>;

				clock-names = "ipg", "per";

				clock-names = "ipg", "per";

				#pwm-cells = <2>;

				#pwm-cells = <2>;

			};

			};
@@ -538,8 +538,8 @@ 
				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";

				reg = <0x020fc000 0x4000>;

				reg = <0x020fc000 0x4000>;

				interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;

				interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks IMX6UL_CLK_DUMMY>,

				clocks = <&clks IMX6UL_CLK_PWM8>,

					 <&clks IMX6UL_CLK_DUMMY>;

					 <&clks IMX6UL_CLK_PWM8>;

				clock-names = "ipg", "per";

				clock-names = "ipg", "per";

				#pwm-cells = <2>;

				#pwm-cells = <2>;

			};

			};