Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b9ccf8af authored by Benoit Cousson's avatar Benoit Cousson
Browse files

OMAP3: hwmod data: Fix incorrect SmartReflex -> L4 CORE interconnect links 

Commit d3442726 ("OMAP3: PM: Adding
smartreflex hwmod data") added data that claims that the L4 CORE has
two slave interfaces that originate from the SmartReflex modules,
omap3_l4_core__sr1 and omap3_l4_core__sr2.  But as those two data
structure records show, it's L4 CORE that has a master port towards
SR1 and SR2.
Move the incorrect data from slaves list to master list.

Based on a path by Paul Walmsley <paul@pwsan.com>

    https://patchwork.kernel.org/patch/623171/

That is based on a patch by Benoît Cousson <b-cousson@ti.com>:

    https://patchwork.kernel.org/patch/590561/



Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
Signed-off-by: default avatarBenoît Cousson <b-cousson@ti.com>
Cc: Sanjeev Premi <premi@ti.com>
Cc: Thara Gopinath <thara@ti.com>
parent 0dde52a9

arch/arm/mach-omap2/omap_hwmod_3xxx_data.c

+2 −2
Original line number Original line Diff line number Diff line
@@ -491,8 +491,6 @@ static struct omap_hwmod_ocp_if *am35xx_usbhsotg_slaves[] = { 
/* Slave interfaces on the L4_CORE interconnect */

/* Slave interfaces on the L4_CORE interconnect */

static struct omap_hwmod_ocp_if *omap3xxx_l4_core_slaves[] = {

static struct omap_hwmod_ocp_if *omap3xxx_l4_core_slaves[] = {

	&omap3xxx_l3_main__l4_core,

	&omap3xxx_l3_main__l4_core,

	&omap3_l4_core__sr1,

	&omap3_l4_core__sr2,

};

};





/* Master interfaces on the L4_CORE interconnect */

/* Master interfaces on the L4_CORE interconnect */
@@ -503,6 +501,8 @@ static struct omap_hwmod_ocp_if *omap3xxx_l4_core_masters[] = { 
	&omap3_l4_core__i2c1,

	&omap3_l4_core__i2c1,

	&omap3_l4_core__i2c2,

	&omap3_l4_core__i2c2,

	&omap3_l4_core__i2c3,

	&omap3_l4_core__i2c3,

	&omap3_l4_core__sr1,

	&omap3_l4_core__sr2,

};

};





/* L4 CORE */

/* L4 CORE */