Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b1d44e1b authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "soc: qcom: dccv2: fix the Linked_List default value"

parents 00f8272e 05b29ac5

arch/arm64/boot/dts/qcom/qcs405-coresight.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -71,6 +71,7 @@ 


		arm,buffer-size = <0x400000>;

		qcom,force-reg-dump;

		arm,sg-enable;



		coresight-name = "coresight-tmc-etr";

		coresight-ctis = <&cti0 &cti0>;

arch/arm64/boot/dts/qcom/qcs405.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -405,6 +405,7 @@ 


		reg-names = "dcc-base", "dcc-ram-base";

		dcc-ram-offset = <0x400>;

		qcom,curr-link-list = <1>;

	};



	rpm_bus: qcom,rpm-smd {

drivers/soc/qcom/dcc_v2.c

+2 −2
Original line number Diff line number Diff line
@@ -42,7 +42,7 @@ 
#define dcc_sram_readl(drvdata, off)					\

	__raw_readl(drvdata->ram_base + off)



#define HLOS_LIST_START			1

#define HLOS_LIST_START			0



/* DCC registers */

#define DCC_HW_VERSION			(0x00)