Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b1900445 authored by Gary Bisson's avatar Gary Bisson Committed by Shawn Guo
Browse files

ARM: dts: imx6qdl-sabrelite: fix USB PHY reset 

Declared as a regulator since the driver doesn't have a reset-gpios
property for this.

This ensures that the PHY is woken up, not depending on the state the
second stage bootloader leaves the pin.

This is a workaround until a proper mechanism is provided to reset such
devices like the pwrseq library [1] for instance.

[1] https://lkml.org/lkml/2017/2/10/779



Signed-off-by: default avatarGary Bisson <gary.bisson@boundarydevices.com>
Reviewed-by: default avatarFabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent e8ebecf6

arch/arm/boot/dts/imx6qdl-sabrelite.dtsi

+19 −0
Original line number Diff line number Diff line
@@ -123,6 +123,18 @@ 
			regulator-max-microvolt = <2800000>;

			regulator-always-on;

		};



		reg_usb_h1_vbus: regulator@7 {

			compatible = "regulator-fixed";

			reg = <7>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_usbh1>;

			regulator-name = "usb_h1_vbus";

			regulator-min-microvolt = <3300000>;

			regulator-max-microvolt = <3300000>;

			gpio = <&gpio7 12 GPIO_ACTIVE_HIGH>;

			enable-active-high;

		};

	};



	mipi_xclk: mipi_xclk {
@@ -610,6 +622,12 @@ 
			>;

		};



		pinctrl_usbh1: usbh1grp {

			fsl,pins = <

				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x030b0

			>;

		};



		pinctrl_usbotg: usbotggrp {

			fsl,pins = <

				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
@@ -705,6 +723,7 @@ 
};



&usbh1 {

	vbus-supply = <&reg_usb_h1_vbus>;

	status = "okay";

};