Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ad7cb198 authored by Stephen Warren's avatar Stephen Warren Committed by Thierry Reding
Browse files

dt-bindings: Add power domains to Tegra BPMP firmware 



The Tegra186 BPMP is also a provider of power domains. Enhance the
device tree binding to describe this.

Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Acked-by: default avatarJon Hunter <jonathanh@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 983de5f9

Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.txt

+7 −3
Original line number Diff line number Diff line
@@ -17,6 +17,7 @@ Required properties: 
- shmem : List of the phandle of the TX and RX shared memory area that

	  the IPC between CPU and BPMP is based on.

- #clock-cells : Should be 1.

- #power-domain-cells : Should be 1.

- #reset-cells : Should be 1.



This node is a mailbox consumer. See the following files for details of
@@ -26,12 +27,14 @@ provider(s): 
- .../mailbox/mailbox.txt

- .../mailbox/nvidia,tegra186-hsp.txt



This node is a clock and reset provider. See the following files for

general documentation of those features, and the specifiers implemented

by this node:

This node is a clock, power domain, and reset provider. See the following

files for general documentation of those features, and the specifiers

implemented by this node:



- .../clock/clock-bindings.txt

- <dt-bindings/clock/tegra186-clock.h>

- ../power/power_domain.txt

- <dt-bindings/power/tegra186-powergate.h>

- .../reset/reset.txt

- <dt-bindings/reset/tegra186-reset.h>
@@ -77,5 +80,6 @@ bpmp { 
	mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_DB TEGRA_HSP_DB_MASTER_BPMP>;

	shmem = <&cpu_bpmp_tx &cpu_bpmp_rx>;

	#clock-cells = <1>;

	#power-domain-cells = <1>;

	#reset-cells = <1>;

};

include/dt-bindings/power/tegra186-powergate.h

0 → 100644
+39 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2015-2016, NVIDIA CORPORATION.  All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify it

 * under the terms and conditions of the GNU General Public License,

 * version 2, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope it will be useful, but WITHOUT

 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

 * more details.

 *

 * You should have received a copy of the GNU General Public License

 * along with this program.  If not, see <http://www.gnu.org/licenses/>.

 */



#ifndef _DT_BINDINGS_POWER_TEGRA186_POWERGATE_H

#define _DT_BINDINGS_POWER_TEGRA186_POWERGATE_H



#define TEGRA186_POWER_DOMAIN_AUD	0

#define TEGRA186_POWER_DOMAIN_DFD	1

#define TEGRA186_POWER_DOMAIN_DISP	2

#define TEGRA186_POWER_DOMAIN_DISPB	3

#define TEGRA186_POWER_DOMAIN_DISPC	4

#define TEGRA186_POWER_DOMAIN_ISPA	5

#define TEGRA186_POWER_DOMAIN_NVDEC	6

#define TEGRA186_POWER_DOMAIN_NVJPG	7

#define TEGRA186_POWER_DOMAIN_MPE	8

#define TEGRA186_POWER_DOMAIN_PCX	9

#define TEGRA186_POWER_DOMAIN_SAX	10

#define TEGRA186_POWER_DOMAIN_VE	11

#define TEGRA186_POWER_DOMAIN_VIC	12

#define TEGRA186_POWER_DOMAIN_XUSBA	13

#define TEGRA186_POWER_DOMAIN_XUSBB	14

#define TEGRA186_POWER_DOMAIN_XUSBC	15

#define TEGRA186_POWER_DOMAIN_GPU	43

#define TEGRA186_POWER_DOMAIN_MAX	44



#endif