Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ac42fd16 authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "mmc: sdhci-msm: Enable ADMA length mismatch err interrupt"

parents 28066090 6765a55c
Loading
Loading
Loading
Loading
+7 −0
Original line number Original line Diff line number Diff line
@@ -93,6 +93,7 @@
#define CORE_DDR_DLL_LOCK	(1 << 11)
#define CORE_DDR_DLL_LOCK	(1 << 11)


#define CORE_CLK_PWRSAVE		(1 << 1)
#define CORE_CLK_PWRSAVE		(1 << 1)
#define CORE_VNDR_SPEC_ADMA_ERR_SIZE_EN	(1 << 7)
#define CORE_HC_MCLK_SEL_DFLT		(2 << 8)
#define CORE_HC_MCLK_SEL_DFLT		(2 << 8)
#define CORE_HC_MCLK_SEL_HS400		(3 << 8)
#define CORE_HC_MCLK_SEL_HS400		(3 << 8)
#define CORE_HC_MCLK_SEL_MASK		(3 << 8)
#define CORE_HC_MCLK_SEL_MASK		(3 << 8)
@@ -4837,6 +4838,12 @@ static int sdhci_msm_probe(struct platform_device *pdev)
	writel_relaxed(CORE_VENDOR_SPEC_POR_VAL,
	writel_relaxed(CORE_VENDOR_SPEC_POR_VAL,
	host->ioaddr + msm_host_offset->CORE_VENDOR_SPEC);
	host->ioaddr + msm_host_offset->CORE_VENDOR_SPEC);


	/* This enable ADMA error interrupt in case of length mismatch */
	writel_relaxed((readl_relaxed(host->ioaddr +
			msm_host_offset->CORE_VENDOR_SPEC) |
			CORE_VNDR_SPEC_ADMA_ERR_SIZE_EN),
			host->ioaddr + msm_host_offset->CORE_VENDOR_SPEC);

	/*
	/*
	 * Ensure SDHCI FIFO is enabled by disabling alternative FIFO
	 * Ensure SDHCI FIFO is enabled by disabling alternative FIFO
	 */
	 */