Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit aafa7e48 authored by Package Warehouse Build User's avatar Package Warehouse Build User Committed by Gerrit - the friendly Code Review server
Browse files

Merge "clk: qcom: mdss: Fix the clk get rate check in dsi pll" into dev/msm-4.14-display

parents c8d6b834 f0431c7b
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -1171,7 +1171,7 @@ static int vco_10nm_prepare(struct clk_hw *hw)
	}

	if ((pll->vco_cached_rate != 0) &&
	    (pll->vco_cached_rate == clk_get_rate(hw->clk))) {
	    (pll->vco_cached_rate == clk_hw_get_rate(hw))) {
		rc = hw->init->ops->set_rate(hw, pll->vco_cached_rate,
				pll->vco_cached_rate);
		if (rc) {