Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit aa21ae3d authored by Seungwhan Youn's avatar Seungwhan Youn Committed by Kukjin Kim
Browse files

ARM: S5PV210: Add SCLK_SPDIF clock 



This patch add SCLK_SPDIF clock to support source clock of S/PDIF
on S5PV210.

Signed-off-by: default avatarSeungwhan Youn <sw.youn@samsung.com>
Acked-by: default avatarJassi Brar <jassi.brar@samsung.com>
Acked-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent 494edadd

arch/arm/mach-s5pv210/clock.c

+53 −9
Original line number Diff line number Diff line
@@ -472,6 +472,12 @@ static struct clk init_clocks_disable[] = { 
		.parent		= &clk_p,

		.enable		= s5pv210_clk_ip3_ctrl,

		.ctrlbit	= (1 << 6),

	}, {

		.name		= "spdif",

		.id		= -1,

		.parent		= &clk_p,

		.enable		= s5pv210_clk_ip3_ctrl,

		.ctrlbit	= (1 << 0),

	},

};
@@ -701,6 +707,53 @@ static struct clksrc_sources clkset_sclk_spdif = { 
	.nr_sources	= ARRAY_SIZE(clkset_sclk_spdif_list),

};



static int s5pv210_spdif_set_rate(struct clk *clk, unsigned long rate)

{

	struct clk *pclk;

	int ret;



	pclk = clk_get_parent(clk);

	if (IS_ERR(pclk))

		return -EINVAL;



	ret = pclk->ops->set_rate(pclk, rate);

	clk_put(pclk);



	return ret;

}



static unsigned long s5pv210_spdif_get_rate(struct clk *clk)

{

	struct clk *pclk;

	int rate;



	pclk = clk_get_parent(clk);

	if (IS_ERR(pclk))

		return -EINVAL;



	rate = pclk->ops->get_rate(clk);

	clk_put(pclk);



	return rate;

}



static struct clk_ops s5pv210_sclk_spdif_ops = {

	.set_rate	= s5pv210_spdif_set_rate,

	.get_rate	= s5pv210_spdif_get_rate,

};



static struct clksrc_clk clk_sclk_spdif = {

	.clk		= {

		.name		= "sclk_spdif",

		.id		= -1,

		.enable		= s5pv210_clk_mask0_ctrl,

		.ctrlbit	= (1 << 27),

		.ops		= &s5pv210_sclk_spdif_ops,

	},

	.sources = &clkset_sclk_spdif,

	.reg_src = { .reg = S5P_CLK_SRC6, .shift = 12, .size = 2 },

};



static struct clk *clkset_group2_list[] = {

	[0] = &clk_ext_xtal_mux,

	[1] = &clk_xusbxti,
@@ -784,15 +837,6 @@ static struct clksrc_clk clksrcs[] = { 
		},

		.sources = &clkset_sclk_mixer,

		.reg_src = { .reg = S5P_CLK_SRC1, .shift = 4, .size = 1 },

	}, {

		.clk		= {

			.name		= "sclk_spdif",

			.id		= -1,

			.enable		= s5pv210_clk_mask0_ctrl,

			.ctrlbit	= (1 << 27),

		},

		.sources = &clkset_sclk_spdif,

		.reg_src = { .reg = S5P_CLK_SRC6, .shift = 12, .size = 2 },

	}, {

		.clk	= {

			.name		= "sclk_fimc",