Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a8f29d3d authored by Govinda Rajulu Chenna's avatar Govinda Rajulu Chenna Committed by Gerrit - the friendly Code Review server
Browse files

drm/msm/sde: correct the hsync/vsync polarity cfg for dp 



The current implementation uses active high for DP interface
hsync/vsync polarity config. Instead of using active high
always, this change configures the right polarity value
based on drm_display_mode flags.

Change-Id: Ief83d7faa2ace3867631c13b85d3c34fa05bcb27
Signed-off-by: default avatarGovinda Rajulu Chenna <gchenna@codeaurora.org>
parent a8c536a4

drivers/gpu/drm/msm/sde/sde_hw_intf.c

+3 −0
Original line number Original line Diff line number Diff line
@@ -275,6 +275,9 @@ static void sde_hw_intf_setup_timing_engine(struct sde_hw_intf *ctx, 
	if (ctx->cap->type == INTF_HDMI) {

	if (ctx->cap->type == INTF_HDMI) {

		hsync_polarity = p->yres >= 720 ? 0 : 1;

		hsync_polarity = p->yres >= 720 ? 0 : 1;

		vsync_polarity = p->yres >= 720 ? 0 : 1;

		vsync_polarity = p->yres >= 720 ? 0 : 1;

	} else if (ctx->cap->type == INTF_DP) {

		hsync_polarity = p->hsync_polarity;

		vsync_polarity = p->vsync_polarity;

	} else {

	} else {

		hsync_polarity = 0;

		hsync_polarity = 0;

		vsync_polarity = 0;

		vsync_polarity = 0;