Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a4123d4c authored by Chris Lew's avatar Chris Lew
Browse files

dt-bindings: soc: qcom: Introduce GLINK SPI bindings



The glink spi transport uses the wcd-spi driver to send packets to and
from a remote proc over a spi bus. The FIFO used on the spi bus are
described by four registers, add bindings for these properties.

Change-Id: Ifcc6ed881a9b3a23763b9fb1678062f1afcd2f42
Signed-off-by: default avatarChris Lew <clew@codeaurora.org>
parent 134690cc
Loading
Loading
Loading
Loading
+18 −1
Original line number Diff line number Diff line
@@ -3,7 +3,7 @@ Qualcomm GLINK edge binding
This binding describes a Qualcomm GLINK edge, a fifo based mechanism for
communication between subsystem-pairs on various Qualcomm platforms. Three types
of edges can be described by the binding; the GLINK RPM edge, a SMEM based edge,
and a GLINK SPSS edge.
a GLINK SPSS edge and a SPI based edge.

- compatible:
	Usage: required for glink-rpm
@@ -50,6 +50,23 @@ remote proc of the allocated smem.
	Definition: address and size pairs describing the GLINK SPSS registers,
		    the order must match the entries in reg-names

= GLINK SPI
The following bindings are required for a GLINK SPI edge. They describe the
physical address where the FIFO descriptors are located. The wcd-spi driver
uses these physical address when writing to the spi bus.

- tx-descriptors:
	Usage: required for glink-spi
	Value type: <u32 array>
	Definition: must contain the physical addresses of the outgoing FIFO
		    head and tail descriptors. The array should be <head tail>

- rx-descriptors:
	Usage: required for glink-spi
	Value type: <u32 array>
	Definition: must contain the physical addresses of the incoming FIFO
		    head and tail descriptors. The array should be <head tail>

= GLINK DEVICES
Each subnode of the GLINK node represent function tied to a virtual
communication channel. The name of the nodes are not important. The properties