Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a330b6f5 authored by Alexey Firago's avatar Alexey Firago Committed by Stephen Boyd
Browse files

clk: vc5: Add bindings for IDT VersaClock 5P49V5935 



IDT VersaClock 5 5P49V5935 has 4 clock outputs, 4 fractional dividers.
Input clock source can be taken from either integrated crystal or from
external reference clock.

Signed-off-by: default avatarAlexey Firago <alexey_firago@mentor.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 9adddb01

Documentation/devicetree/bindings/clock/idt,versaclock5.txt

+13 −3
Original line number Diff line number Diff line
@@ -6,18 +6,21 @@ from 3 to 12 output clocks. 
==I2C device node==



Required properties:

- compatible:	shall be one of "idt,5p49v5923" , "idt,5p49v5933".

- compatible:	shall be one of "idt,5p49v5923" , "idt,5p49v5933" ,

		"idt,5p49v5935".

- reg:		i2c device address, shall be 0x68 or 0x6a.

- #clock-cells:	from common clock binding; shall be set to 1.

- clocks:	from common clock binding; list of parent clock handles,

		- 5p49v5923: (required) either or both of XTAL or CLKIN

					reference clock.

		- 5p49v5933: (optional) property not present (internal

		- 5p49v5933 and

		- 5p49v5935: (optional) property not present (internal

					Xtal used) or CLKIN reference

					clock.

- clock-names:	from common clock binding; clock input names, can be

		- 5p49v5923: (required) either or both of "xin", "clkin".

		- 5p49v5933: (optional) property not present or "clkin".

		- 5p49v5933 and

		- 5p49v5935: (optional) property not present or "clkin".



==Mapping between clock specifier and physical pins==
@@ -34,6 +37,13 @@ clock specifier, the following mapping applies: 
	1 -- OUT1

	2 -- OUT4



5P49V5935:

	0 -- OUT0_SEL_I2CB

	1 -- OUT1

	2 -- OUT2

	3 -- OUT3

	4 -- OUT4



==Example==



/* 25MHz reference crystal */