Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a12238eb authored by Amit Nischal's avatar Amit Nischal Committed by Gerrit - the friendly Code Review server
Browse files

clk: qcom: Park cam_cc_slow_ahb_clk_src to XO during disable 



As per HPG, cam_cc_slow_ahb_clk_src is required to park at XO
during clock disable in order to gracefully power down the
camera memories. Add support for the same by 'enable_safe_config'
flag. Also change the halt check type for cam_cc_core_ahb_clk.

Change-Id: Ie9fbb3be6b55663ac03a43f4269f50d10f9bbc55
Signed-off-by: default avatarAmit Nischal <anischal@codeaurora.org>
parent 786e83fb

drivers/clk/qcom/camcc-sm6150.c

+2 −1
Original line number Diff line number Diff line
@@ -855,6 +855,7 @@ static struct clk_rcg2 cam_cc_slow_ahb_clk_src = { 
	.mnd_width = 0,

	.hid_width = 5,

	.parent_map = cam_cc_parent_map_0,

	.enable_safe_config = true,

	.freq_tbl = ftbl_cam_cc_slow_ahb_clk_src,

	.clkr.hw.init = &(struct clk_init_data){

		.name = "cam_cc_slow_ahb_clk_src",
@@ -981,7 +982,7 @@ static struct clk_branch cam_cc_cci_clk = { 


static struct clk_branch cam_cc_core_ahb_clk = {

	.halt_reg = 0xb144,

	.halt_check = BRANCH_HALT,

	.halt_check = BRANCH_HALT_DELAY,

	.clkr = {

		.enable_reg = 0xb144,

		.enable_mask = BIT(0),