Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 96f638e0 authored by Odelu Kukatla's avatar Odelu Kukatla
Browse files

ARM: dts: msm: Update the clock_camcc node on SM6150 



Update the CAMCC clock controller device node to register to
actual CAMCC driver. Also update the video GDSCs by replacing
the dummy nodes with actual GDSC device nodes.

Change-Id: Ib39616185e43a547d843c7f7e17c2aaf15046778
Signed-off-by: default avatarOdelu Kukatla <okukatla@codeaurora.org>
parent 9ea664bf

arch/arm64/boot/dts/qcom/sm6150-gdsc.dtsi

+5 −5
Original line number Diff line number Diff line
@@ -118,7 +118,7 @@ 


	/* GDSCs in Camera CC */

	bps_gdsc: qcom,gdsc@ad06004 {

		compatible = "regulator-fixed";

		compatible = "qcom,gdsc";

		regulator-name = "bps_gdsc";

		reg = <0xad06004 0x4>;

		qcom,poll-cfg-gdscr;
@@ -126,7 +126,7 @@ 
	};



	ife_0_gdsc: qcom,gdsc@ad09004 {

		compatible = "regulator-fixed";

		compatible = "qcom,gdsc";

		regulator-name = "ife_0_gdsc";

		reg = <0xad09004 0x4>;

		qcom,poll-cfg-gdscr;
@@ -134,7 +134,7 @@ 
	};



	ife_1_gdsc: qcom,gdsc@ad0a004 {

		compatible = "regulator-fixed";

		compatible = "qcom,gdsc";

		regulator-name = "ife_1_gdsc";

		reg = <0xad0a004 0x4>;

		qcom,poll-cfg-gdscr;
@@ -142,7 +142,7 @@ 
	};



	ipe_0_gdsc: qcom,gdsc@ad07004 {

		compatible = "regulator-fixed";

		compatible = "qcom,gdsc";

		regulator-name = "ipe_0_gdsc";

		reg = <0xad07004 0x4>;

		qcom,poll-cfg-gdscr;
@@ -150,7 +150,7 @@ 
	};



	titan_top_gdsc: qcom,gdsc@ad0b134 {

		compatible = "regulator-fixed";

		compatible = "qcom,gdsc";

		regulator-name = "titan_top_gdsc";

		reg = <0xad0b134 0x4>;

		qcom,poll-cfg-gdscr;

arch/arm64/boot/dts/qcom/sm6150.dtsi

+6 −3
Original line number Diff line number Diff line
@@ -763,9 +763,12 @@ 
		#reset-cells = <1>;

	};



	clock_camcc: qcom,camcc {

		compatible = "qcom,dummycc";

		clock-output-names = "camcc_clocks";

	clock_camcc: qcom,camcc@ad00000 {

		compatible = "qcom,camcc-sm6150", "syscon";

		reg = <0xad00000 0x10000>;

		reg-names = "cc_base";

		vdd_cx-supply = <&VDD_CX_LEVEL>;

		vdd_mx-supply = <&VDD_MX_LEVEL>;

		#clock-cells = <1>;

		#reset-cells = <1>;

	};