Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 901bc17f authored by Sandeep Panda's avatar Sandeep Panda Committed by Gerrit - the friendly Code Review server
Browse files

drm/msm/dsi-staging: update DSI phy T_TA_GO duration 



This change updates the DSI PHY T_TA_GO duration for
DSI phy version v2 and v3 as per HW recommendation.

Change-Id: I50d6c51c0e410a826bf7ef02157a5265eaeb10f9
Signed-off-by: default avatarSandeep Panda <spanda@codeaurora.org>
parent ac9dd92b

drivers/gpu/drm/msm/dsi-staging/dsi_phy_timing_v2_0.c

+1 −1
Original line number Diff line number Diff line
@@ -113,7 +113,7 @@ void dsi_phy_hw_v2_0_update_timing_params( 
		else

			timing->lane[i][4] = desc->hs_rqst.reg_value;



		timing->lane[i][5] = 0x3;

		timing->lane[i][5] = 0x2;

		timing->lane[i][6] = 0x4;

		timing->lane[i][7] = 0xA0;

		pr_debug("[%d][%d %d %d %d %d]\n", i, timing->lane[i][0],

drivers/gpu/drm/msm/dsi-staging/dsi_phy_timing_v3_0.c

+1 −1
Original line number Diff line number Diff line
@@ -92,7 +92,7 @@ void dsi_phy_hw_v3_0_update_timing_params( 
	timing->lane_v3[6] = desc->hs_prepare.reg_value;

	timing->lane_v3[7] = desc->hs_trail.reg_value;

	timing->lane_v3[8] = desc->hs_rqst.reg_value;

	timing->lane_v3[9] = 0x03;

	timing->lane_v3[9] = 0x02;

	timing->lane_v3[10] = 0x04;

	timing->lane_v3[11] = 0x00;