Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8fa5c6b3 authored by Lingutla Chandrasekhar's avatar Lingutla Chandrasekhar
Browse files

ARM: dts: msm: Add energy costs for qcs405 



Add energy costs for qcs405 target. These costs are used in
energy aware scheduler's task placement decisions.

Change-Id: I7aa1b8734e3405c7c34724a36edb900da62285d2
Signed-off-by: default avatarLingutla Chandrasekhar <clingutla@codeaurora.org>
parent b365d04c

arch/arm64/boot/dts/qcom/qcs405-cpu.dtsi

+35 −0
Original line number Diff line number Diff line
@@ -42,6 +42,7 @@ 
			compatible = "arm,cortex-a53";

			reg = <0x100>;

			enable-method = "psci";

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			#cooling-cells = <2>;

			L2_1: l2-cache {
@@ -65,6 +66,7 @@ 
			compatible = "arm,cortex-a53";

			reg = <0x101>;

			enable-method = "psci";

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			#cooling-cells = <2>;

			L1_I_101: l1-icache {
@@ -82,6 +84,7 @@ 
			compatible = "arm,cortex-a53";

			reg = <0x102>;

			enable-method = "psci";

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			#cooling-cells = <2>;

			L1_I_102: l1-icache {
@@ -99,6 +102,7 @@ 
			compatible = "arm,cortex-a53";

			reg = <0x103>;

			enable-method = "psci";

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			#cooling-cells = <2>;

			L1_I_103: l1-icache {
@@ -111,6 +115,37 @@ 
			};

		};

	};



	energy_costs: energy-costs {

		compatible = "sched-energy";



		CPU_COST_0: core-cost0 {

			busy-cost-data = <

				 960000	159

				1305600	207

				1497600	256

				1708800	327

				1804800	343

				1958400	445

			>;

			idle-cost-data = <

				100 80 60 40

			>;

		};

		CLUSTER_COST_0: cluster-cost0 {

			busy-cost-data = <

				 960000	53

				1305600	61

				1497600	71

				1708800	85

				1804800	88

				1958400	110

			>;

			idle-cost-data = <

				4 3 2 1

			>;

		};

	};

};



&soc {