Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8f736816 authored by Thor Thayer's avatar Thor Thayer Committed by Wolfram Sang
Browse files

dt-bindings: i2c: Add Altera I2C Controller 



Add the documentation to support the Altera synthesizable
logic I2C Controller in FPGA.

Signed-off-by: default avatarThor Thayer <thor.thayer@linux.intel.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarWolfram Sang <wsa@the-dreams.de>
parent 46c1e79f

Documentation/devicetree/bindings/i2c/i2c-altera.txt

0 → 100644
+39 −0
Original line number Diff line number Diff line 
* Altera I2C Controller

* This is Altera's synthesizable logic block I2C Controller for use

* in Altera's FPGAs.



Required properties :

 - compatible : should be "altr,softip-i2c-v1.0"

 - reg        : Offset and length of the register set for the device

 - interrupts : <IRQ> where IRQ is the interrupt number.

 - clocks     : phandle to input clock.

 - #address-cells = <1>;

 - #size-cells = <0>;



Recommended properties :

 - clock-frequency : desired I2C bus clock frequency in Hz.



Optional properties :

 - fifo-size : Size of the RX and TX FIFOs in bytes.

 - Child nodes conforming to i2c bus binding



Example :



	i2c@100080000 {

		compatible = "altr,softip-i2c-v1.0";

		reg = <0x00000001 0x00080000 0x00000040>;

		interrupt-parent = <&intc>;

		interrupts = <0 43 4>;

		clocks = <&clk_0>;

		clock-frequency = <100000>;

		#address-cells = <1>;

		#size-cells = <0>;

		fifo-size = <4>;



		eeprom@51 {

			compatible = "atmel,24c32";

			reg = <0x51>;

			pagesize = <32>;

		};

	};