Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8ed1a630 authored by Gal Pressman's avatar Gal Pressman Committed by Saeed Mahameed
Browse files

net/mlx5: Add MPCNT register infrastructure 



Add the needed infrastructure for future use of MPCNT register.

Signed-off-by: default avatarGal Pressman <galp@mellanox.com>
Signed-off-by: default avatarSaeed Mahameed <saeedm@mellanox.com>
parent 5db0a4f6

include/linux/mlx5/device.h

+4 −0
Original line number Diff line number Diff line
@@ -1119,6 +1119,10 @@ enum { 
	MLX5_INFINIBAND_PORT_COUNTERS_GROUP   = 0x20,

};



enum {

	MLX5_PCIE_PERFORMANCE_COUNTERS_GROUP       = 0x0,

};



static inline u16 mlx5_to_sw_pkey_sz(int pkey_sz)

{

	if (pkey_sz > MLX5_MAX_LOG_PKEY_TABLE)

include/linux/mlx5/driver.h

+1 −0
Original line number Diff line number Diff line
@@ -126,6 +126,7 @@ enum { 
	MLX5_REG_HOST_ENDIANNESS = 0x7004,

	MLX5_REG_MCIA		 = 0x9014,

	MLX5_REG_MLCR		 = 0x902b,

	MLX5_REG_MPCNT		 = 0x9051,

	MLX5_REG_MTPPS		 = 0x9053,

	MLX5_REG_MTPPSE		 = 0x9054,

	MLX5_REG_MCAM		 = 0x907f,

include/linux/mlx5/mlx5_ifc.h

+42 −0
Original line number Diff line number Diff line
@@ -1802,6 +1802,30 @@ struct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits { 
	u8         reserved_at_4c0[0x300];

};



struct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits {

	u8         life_time_counter_high[0x20];



	u8         life_time_counter_low[0x20];



	u8         rx_errors[0x20];



	u8         tx_errors[0x20];



	u8         l0_to_recovery_eieos[0x20];



	u8         l0_to_recovery_ts[0x20];



	u8         l0_to_recovery_framing[0x20];



	u8         l0_to_recovery_retrain[0x20];



	u8         crc_error_dllp[0x20];



	u8         crc_error_tlp[0x20];



	u8         reserved_at_140[0x680];

};



struct mlx5_ifc_cmd_inter_comp_event_bits {

	u8         command_completion_vector[0x20];
@@ -2968,6 +2992,11 @@ union mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits { 
	u8         reserved_at_0[0x7c0];

};



union mlx5_ifc_pcie_cntrs_grp_data_layout_auto_bits {

	struct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits pcie_perf_cntrs_grp_data_layout;

	u8         reserved_at_0[0x7c0];

};



union mlx5_ifc_event_auto_bits {

	struct mlx5_ifc_comp_event_bits comp_event;

	struct mlx5_ifc_dct_events_bits dct_events;
@@ -7290,6 +7319,18 @@ struct mlx5_ifc_ppcnt_reg_bits { 
	union mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits counter_set;

};



struct mlx5_ifc_mpcnt_reg_bits {

	u8         reserved_at_0[0x8];

	u8         pcie_index[0x8];

	u8         reserved_at_10[0xa];

	u8         grp[0x6];



	u8         clr[0x1];

	u8         reserved_at_21[0x1f];



	union mlx5_ifc_pcie_cntrs_grp_data_layout_auto_bits counter_set;

};



struct mlx5_ifc_ppad_reg_bits {

	u8         reserved_at_0[0x3];

	u8         single_mac[0x1];
@@ -8006,6 +8047,7 @@ union mlx5_ifc_ports_control_registers_document_bits { 
	struct mlx5_ifc_pmtu_reg_bits pmtu_reg;

	struct mlx5_ifc_ppad_reg_bits ppad_reg;

	struct mlx5_ifc_ppcnt_reg_bits ppcnt_reg;

	struct mlx5_ifc_mpcnt_reg_bits mpcnt_reg;

	struct mlx5_ifc_pplm_reg_bits pplm_reg;

	struct mlx5_ifc_pplr_reg_bits pplr_reg;

	struct mlx5_ifc_ppsc_reg_bits ppsc_reg;