Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8e15a0e3 authored by Chris Dearman's avatar Chris Dearman Committed by Ralf Baechle
Browse files

[MIPS] Count timer interrupts correctly. 



Signed-off-by: default avatarChris Dearman <chris@mips.com>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 2fae3731

arch/mips/kernel/smtc.c

+1 −1
Original line number Diff line number Diff line
@@ -822,7 +822,7 @@ void ipi_decode(struct smtc_ipi *pipi) 
	switch (type_copy) {

	case SMTC_CLOCK_TICK:

		irq_enter();

		kstat_this_cpu.irqs[MIPS_CPU_IRQ_BASE + cp0_perfcount_irq]++;

		kstat_this_cpu.irqs[MIPS_CPU_IRQ_BASE + cp0_compare_irq]++;

		/* Invoke Clock "Interrupt" */

		ipi_timer_latch[dest_copy] = 0;

#ifdef CONFIG_SMTC_IDLE_HOOK_DEBUG