Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 890c55f4 authored by Tadeusz Struk's avatar Tadeusz Struk Committed by Herbert Xu
Browse files

crypto: qat - add support for c3xxx accel type 



Add support for c3xxx accel type.

Signed-off-by: default avatarTadeusz Struk <tadeusz.struk@intel.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent 1a72d3a6

drivers/crypto/qat/Kconfig

+11 −0
Original line number Diff line number Diff line
@@ -22,6 +22,17 @@ config CRYPTO_DEV_QAT_DH895xCC 
	  To compile this as a module, choose M here: the module

	  will be called qat_dh895xcc.



config CRYPTO_DEV_QAT_C3XXX

	tristate "Support for Intel(R) C3XXX"

	depends on X86 && PCI

	select CRYPTO_DEV_QAT

	help

	  Support for Intel(R) C3xxx with Intel(R) QuickAssist Technology

	  for accelerating crypto and compression workloads.



	  To compile this as a module, choose M here: the module

	  will be called qat_c3xxx.



config CRYPTO_DEV_QAT_DH895xCCVF

	tristate "Support for Intel(R) DH895xCC Virtual Function"

	depends on X86 && PCI

drivers/crypto/qat/Makefile

+1 −0
Original line number Diff line number Diff line 
obj-$(CONFIG_CRYPTO_DEV_QAT) += qat_common/

obj-$(CONFIG_CRYPTO_DEV_QAT_DH895xCC) += qat_dh895xcc/

obj-$(CONFIG_CRYPTO_DEV_QAT_C3XXX) += qat_c3xxx/

obj-$(CONFIG_CRYPTO_DEV_QAT_DH895xCCVF) += qat_dh895xccvf/

drivers/crypto/qat/qat_c3xxx/Makefile

0 → 100644
+3 −0
Original line number Diff line number Diff line 
ccflags-y := -I$(src)/../qat_common

obj-$(CONFIG_CRYPTO_DEV_QAT_C3XXX) += qat_c3xxx.o

qat_c3xxx-objs := adf_drv.o adf_c3xxx_hw_data.o

drivers/crypto/qat/qat_c3xxx/adf_c3xxx_hw_data.c

0 → 100644
+248 −0
Original line number Diff line number Diff line 
/*

  This file is provided under a dual BSD/GPLv2 license.  When using or

  redistributing this file, you may do so under either license.



  GPL LICENSE SUMMARY

  Copyright(c) 2014 Intel Corporation.

  This program is free software; you can redistribute it and/or modify

  it under the terms of version 2 of the GNU General Public License as

  published by the Free Software Foundation.



  This program is distributed in the hope that it will be useful, but

  WITHOUT ANY WARRANTY; without even the implied warranty of

  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

  General Public License for more details.



  Contact Information:

  qat-linux@intel.com



  BSD LICENSE

  Copyright(c) 2014 Intel Corporation.

  Redistribution and use in source and binary forms, with or without

  modification, are permitted provided that the following conditions

  are met:



	* Redistributions of source code must retain the above copyright

	  notice, this list of conditions and the following disclaimer.

	* Redistributions in binary form must reproduce the above copyright

	  notice, this list of conditions and the following disclaimer in

	  the documentation and/or other materials provided with the

	  distribution.

	* Neither the name of Intel Corporation nor the names of its

	  contributors may be used to endorse or promote products derived

	  from this software without specific prior written permission.



  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT

  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR

  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT

  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,

  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT

  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,

  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY

  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*/

#include <adf_accel_devices.h>

#include <adf_common_drv.h>

#include <adf_pf2vf_msg.h>

#include "adf_c3xxx_hw_data.h"



/* Worker thread to service arbiter mappings based on dev SKUs */

static const u32 thrd_to_arb_map_8_me_sku[] = {

	0x10000888, 0x11000888, 0x10000888, 0x11000888, 0x10000888,

	0x11000888, 0x10000888, 0x11000888, 0, 0

};



static const u32 thrd_to_arb_map_10_me_sku[] = {

	0x12222AAA, 0x11222AAA, 0x12222AAA, 0x11222AAA, 0x12222AAA,

	0x11222AAA, 0x12222AAA, 0x11222AAA, 0x12222AAA, 0x11222AAA

};



static struct adf_hw_device_class c3xxx_class = {

	.name = ADF_C3XXX_DEVICE_NAME,

	.type = DEV_C3XXX,

	.instances = 0

};



static u32 get_accel_mask(u32 fuse)

{

	return (~fuse) >> ADF_C3XXX_ACCELERATORS_REG_OFFSET &

		ADF_C3XXX_ACCELERATORS_MASK;

}



static u32 get_ae_mask(u32 fuse)

{

	return (~fuse) & ADF_C3XXX_ACCELENGINES_MASK;

}



static u32 get_num_accels(struct adf_hw_device_data *self)

{

	u32 i, ctr = 0;



	if (!self || !self->accel_mask)

		return 0;



	for (i = 0; i < ADF_C3XXX_MAX_ACCELERATORS; i++) {

		if (self->accel_mask & (1 << i))

			ctr++;

	}

	return ctr;

}



static u32 get_num_aes(struct adf_hw_device_data *self)

{

	u32 i, ctr = 0;



	if (!self || !self->ae_mask)

		return 0;



	for (i = 0; i < ADF_C3XXX_MAX_ACCELENGINES; i++) {

		if (self->ae_mask & (1 << i))

			ctr++;

	}

	return ctr;

}



static u32 get_misc_bar_id(struct adf_hw_device_data *self)

{

	return ADF_C3XXX_PMISC_BAR;

}



static u32 get_etr_bar_id(struct adf_hw_device_data *self)

{

	return ADF_C3XXX_ETR_BAR;

}



static u32 get_sram_bar_id(struct adf_hw_device_data *self)

{

	return ADF_C3XXX_SRAM_BAR;

}



static enum dev_sku_info get_sku(struct adf_hw_device_data *self)

{

	int aes = get_num_aes(self);



	if (aes == 8)

		return DEV_SKU_2;

	else if (aes == 10)

		return DEV_SKU_4;



	return DEV_SKU_UNKNOWN;

}



static void adf_get_arbiter_mapping(struct adf_accel_dev *accel_dev,

				    u32 const **arb_map_config)

{

	switch (accel_dev->accel_pci_dev.sku) {

	case DEV_SKU_2:

		*arb_map_config = thrd_to_arb_map_8_me_sku;

		break;

	case DEV_SKU_4:

		*arb_map_config = thrd_to_arb_map_10_me_sku;

		break;

	default:

		dev_err(&GET_DEV(accel_dev),

			"The configuration doesn't match any SKU");

		*arb_map_config = NULL;

	}

}



static u32 get_pf2vf_offset(u32 i)

{

	return ADF_C3XXX_PF2VF_OFFSET(i);

}



static u32 get_vintmsk_offset(u32 i)

{

	return ADF_C3XXX_VINTMSK_OFFSET(i);

}



static void adf_enable_error_correction(struct adf_accel_dev *accel_dev)

{

	struct adf_hw_device_data *hw_device = accel_dev->hw_device;

	struct adf_bar *misc_bar = &GET_BARS(accel_dev)[ADF_C3XXX_PMISC_BAR];

	void __iomem *csr = misc_bar->virt_addr;

	unsigned int val, i;



	/* Enable Accel Engine error detection & correction */

	for (i = 0; i < hw_device->get_num_aes(hw_device); i++) {

		val = ADF_CSR_RD(csr, ADF_C3XXX_AE_CTX_ENABLES(i));

		val |= ADF_C3XXX_ENABLE_AE_ECC_ERR;

		ADF_CSR_WR(csr, ADF_C3XXX_AE_CTX_ENABLES(i), val);

		val = ADF_CSR_RD(csr, ADF_C3XXX_AE_MISC_CONTROL(i));

		val |= ADF_C3XXX_ENABLE_AE_ECC_PARITY_CORR;

		ADF_CSR_WR(csr, ADF_C3XXX_AE_MISC_CONTROL(i), val);

	}



	/* Enable shared memory error detection & correction */

	for (i = 0; i < hw_device->get_num_accels(hw_device); i++) {

		val = ADF_CSR_RD(csr, ADF_C3XXX_UERRSSMSH(i));

		val |= ADF_C3XXX_ERRSSMSH_EN;

		ADF_CSR_WR(csr, ADF_C3XXX_UERRSSMSH(i), val);

		val = ADF_CSR_RD(csr, ADF_C3XXX_CERRSSMSH(i));

		val |= ADF_C3XXX_ERRSSMSH_EN;

		ADF_CSR_WR(csr, ADF_C3XXX_CERRSSMSH(i), val);

	}

}



static void adf_enable_ints(struct adf_accel_dev *accel_dev)

{

	void __iomem *addr;



	addr = (&GET_BARS(accel_dev)[ADF_C3XXX_PMISC_BAR])->virt_addr;



	/* Enable bundle and misc interrupts */

	ADF_CSR_WR(addr, ADF_C3XXX_SMIAPF0_MASK_OFFSET,

		   ADF_C3XXX_SMIA0_MASK);

	ADF_CSR_WR(addr, ADF_C3XXX_SMIAPF1_MASK_OFFSET,

		   ADF_C3XXX_SMIA1_MASK);

}



static int adf_pf_enable_vf2pf_comms(struct adf_accel_dev *accel_dev)

{

	return 0;

}



void adf_init_hw_data_c3xxx(struct adf_hw_device_data *hw_data)

{

	hw_data->dev_class = &c3xxx_class;

	hw_data->instance_id = c3xxx_class.instances++;

	hw_data->num_banks = ADF_C3XXX_ETR_MAX_BANKS;

	hw_data->num_accel = ADF_C3XXX_MAX_ACCELERATORS;

	hw_data->num_logical_accel = 1;

	hw_data->num_engines = ADF_C3XXX_MAX_ACCELENGINES;

	hw_data->tx_rx_gap = ADF_C3XXX_RX_RINGS_OFFSET;

	hw_data->tx_rings_mask = ADF_C3XXX_TX_RINGS_MASK;

	hw_data->alloc_irq = adf_isr_resource_alloc;

	hw_data->free_irq = adf_isr_resource_free;

	hw_data->enable_error_correction = adf_enable_error_correction;

	hw_data->get_accel_mask = get_accel_mask;

	hw_data->get_ae_mask = get_ae_mask;

	hw_data->get_num_accels = get_num_accels;

	hw_data->get_num_aes = get_num_aes;

	hw_data->get_sram_bar_id = get_sram_bar_id;

	hw_data->get_etr_bar_id = get_etr_bar_id;

	hw_data->get_misc_bar_id = get_misc_bar_id;

	hw_data->get_pf2vf_offset = get_pf2vf_offset;

	hw_data->get_vintmsk_offset = get_vintmsk_offset;

	hw_data->get_sku = get_sku;

	hw_data->fw_name = ADF_C3XXX_FW;

	hw_data->fw_mmp_name = ADF_C3XXX_MMP;

	hw_data->init_admin_comms = adf_init_admin_comms;

	hw_data->exit_admin_comms = adf_exit_admin_comms;

	hw_data->disable_iov = adf_disable_sriov;

	hw_data->send_admin_init = adf_send_admin_init;

	hw_data->init_arb = adf_init_arb;

	hw_data->exit_arb = adf_exit_arb;

	hw_data->get_arb_mapping = adf_get_arbiter_mapping;

	hw_data->enable_ints = adf_enable_ints;

	hw_data->enable_vf2pf_comms = adf_pf_enable_vf2pf_comms;

	hw_data->min_iov_compat_ver = ADF_PFVF_COMPATIBILITY_VERSION;

}



void adf_clean_hw_data_c3xxx(struct adf_hw_device_data *hw_data)

{

	hw_data->dev_class->instances--;

}

drivers/crypto/qat/qat_c3xxx/adf_c3xxx_hw_data.h

0 → 100644
+84 −0
Original line number Diff line number Diff line 
/*

  This file is provided under a dual BSD/GPLv2 license.  When using or

  redistributing this file, you may do so under either license.



  GPL LICENSE SUMMARY

  Copyright(c) 2014 Intel Corporation.

  This program is free software; you can redistribute it and/or modify

  it under the terms of version 2 of the GNU General Public License as

  published by the Free Software Foundation.



  This program is distributed in the hope that it will be useful, but

  WITHOUT ANY WARRANTY; without even the implied warranty of

  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

  General Public License for more details.



  Contact Information:

  qat-linux@intel.com



  BSD LICENSE

  Copyright(c) 2014 Intel Corporation.

  Redistribution and use in source and binary forms, with or without

  modification, are permitted provided that the following conditions

  are met:



    * Redistributions of source code must retain the above copyright

      notice, this list of conditions and the following disclaimer.

    * Redistributions in binary form must reproduce the above copyright

      notice, this list of conditions and the following disclaimer in

      the documentation and/or other materials provided with the

      distribution.

    * Neither the name of Intel Corporation nor the names of its

      contributors may be used to endorse or promote products derived

      from this software without specific prior written permission.



  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT

  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR

  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT

  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,

  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT

  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,

  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY

  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*/

#ifndef ADF_C3XXX_HW_DATA_H_

#define ADF_C3XXX_HW_DATA_H_



/* PCIe configuration space */

#define ADF_C3XXX_SRAM_BAR 0

#define ADF_C3XXX_PMISC_BAR 1

#define ADF_C3XXX_ETR_BAR 2

#define ADF_C3XXX_RX_RINGS_OFFSET 8

#define ADF_C3XXX_TX_RINGS_MASK 0xFF

#define ADF_C3XXX_MAX_ACCELERATORS 3

#define ADF_C3XXX_MAX_ACCELENGINES 6

#define ADF_C3XXX_ACCELERATORS_REG_OFFSET 16

#define ADF_C3XXX_ACCELERATORS_MASK 0x3

#define ADF_C3XXX_ACCELENGINES_MASK 0x3F

#define ADF_C3XXX_ETR_MAX_BANKS 16

#define ADF_C3XXX_SMIAPF0_MASK_OFFSET (0x3A000 + 0x28)

#define ADF_C3XXX_SMIAPF1_MASK_OFFSET (0x3A000 + 0x30)

#define ADF_C3XXX_SMIA0_MASK 0xFFFF

#define ADF_C3XXX_SMIA1_MASK 0x1

/* Error detection and correction */

#define ADF_C3XXX_AE_CTX_ENABLES(i) (i * 0x1000 + 0x20818)

#define ADF_C3XXX_AE_MISC_CONTROL(i) (i * 0x1000 + 0x20960)

#define ADF_C3XXX_ENABLE_AE_ECC_ERR BIT(28)

#define ADF_C3XXX_ENABLE_AE_ECC_PARITY_CORR (BIT(24) | BIT(12))

#define ADF_C3XXX_UERRSSMSH(i) (i * 0x4000 + 0x18)

#define ADF_C3XXX_CERRSSMSH(i) (i * 0x4000 + 0x10)

#define ADF_C3XXX_ERRSSMSH_EN BIT(3)



#define ADF_C3XXX_PF2VF_OFFSET(i)	(0x3A000 + 0x280 + ((i) * 0x04))

#define ADF_C3XXX_VINTMSK_OFFSET(i)	(0x3A000 + 0x200 + ((i) * 0x04))



/* Firmware Binary */

#define ADF_C3XXX_FW "qat_c3xxx.bin"

#define ADF_C3XXX_MMP "qat_c3xxx_mmp.bin"



void adf_init_hw_data_c3xxx(struct adf_hw_device_data *hw_data);

void adf_clean_hw_data_c3xxx(struct adf_hw_device_data *hw_data);

#endif