Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8816c96b authored by Amit Nischal's avatar Amit Nischal Committed by Gerrit - the friendly Code Review server
Browse files

clk: qcom: Add new frequency table for gcc_emac_rgmii_clk_src



The emac_rgmii_clk_src is sharing frequency table with
emac_ptp_clk_src and there is requirement to add new frequency
levels for emac_rgmii_clk_src, so add the new frequency table for
the same. Also add new frequency levels for emac_ptp_clk_src.

Change-Id: Ia2d1b19a5db7d9e08c844101dcfca513bfb0acc6
Signed-off-by: default avatarAmit Nischal <anischal@codeaurora.org>
parent 4164fb8e
Loading
Loading
Loading
Loading
+15 −1
Original line number Diff line number Diff line
@@ -299,6 +299,8 @@ static struct clk_rcg2 gcc_cpuss_ahb_clk_src = {
};

static const struct freq_tbl ftbl_gcc_emac_ptp_clk_src[] = {
	F(19200000, P_BI_TCXO, 1, 0, 0),
	F(50000000, P_GPLL0_OUT_AUX2, 6, 0, 0),
	F(75000000, P_GPLL0_OUT_AUX2, 4, 0, 0),
	F(125000000, P_GPLL7_OUT_MAIN, 4, 0, 0),
	F(250000000, P_GPLL7_OUT_MAIN, 2, 0, 0),
@@ -325,12 +327,24 @@ static struct clk_rcg2 gcc_emac_ptp_clk_src = {
	},
};

static const struct freq_tbl ftbl_gcc_emac_rgmii_clk_src[] = {
	F(2500000, P_BI_TCXO, 1, 25, 192),
	F(5000000, P_BI_TCXO, 1, 25, 96),
	F(19200000, P_BI_TCXO, 1, 0, 0),
	F(25000000, P_GPLL0_OUT_AUX2, 12, 0, 0),
	F(50000000, P_GPLL0_OUT_AUX2, 6, 0, 0),
	F(75000000, P_GPLL0_OUT_AUX2, 4, 0, 0),
	F(125000000, P_GPLL7_OUT_MAIN, 4, 0, 0),
	F(250000000, P_GPLL7_OUT_MAIN, 2, 0, 0),
	{ }
};

static struct clk_rcg2 gcc_emac_rgmii_clk_src = {
	.cmd_rcgr = 0x601c,
	.mnd_width = 8,
	.hid_width = 5,
	.parent_map = gcc_parent_map_6,
	.freq_tbl = ftbl_gcc_emac_ptp_clk_src,
	.freq_tbl = ftbl_gcc_emac_rgmii_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "gcc_emac_rgmii_clk_src",
		.parent_names = gcc_parent_names_6,