Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 86e8f528 authored by Bintian Wang's avatar Bintian Wang Committed by Wei Xu
Browse files

arm64: dts: Add dts files for Hisilicon Hi6220 SoC 



Add initial dtsi file to support Hisilicon Hi6220 SoC with
support of Octal core CPUs in two clusters and each cluster
has quard Cortex-A53.

Also add dts file to support HiKey development board which
based on Hi6220 SoC.

Signed-off-by: default avatarBintian Wang <bintian.wang@huawei.com>
Acked-by: default avatarHaojian Zhuang <haojian.zhuang@linaro.org>
Reviewed-by: default avatarYiping Xu <xuyiping@hisilicon.com>
Tested-by: default avatarWill Deacon <will.deacon@arm.com>
Tested-by: default avatarTyler Baker <tyler.baker@linaro.org>
Tested-by: default avatarKevin Hilman <khilman@linaro.org>
Signed-off-by: default avatarWei Xu <xuwei5@hisilicon.com>
parent db0f90ef

arch/arm64/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -4,6 +4,7 @@ dts-dirs += arm 
dts-dirs += cavium

dts-dirs += exynos

dts-dirs += freescale

dts-dirs += hisilicon

dts-dirs += mediatek

dts-dirs += qcom

dts-dirs += sprd

arch/arm64/boot/dts/hisilicon/Makefile

0 → 100644
+5 −0
Original line number Diff line number Diff line 
dtb-$(CONFIG_ARCH_HISI) += hi6220-hikey.dtb



always		:= $(dtb-y)

subdir-y	:= $(dts-dirs)

clean-files	:= *.dtb

arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts

0 → 100644
+31 −0
Original line number Diff line number Diff line 
/*

 * dts file for Hisilicon HiKey Development Board

 *

 * Copyright (C) 2015, Hisilicon Ltd.

 *

 */



/dts-v1/;



/*Reserved 1MB memory for MCU*/

/memreserve/ 0x05e00000 0x00100000;



#include "hi6220.dtsi"



/ {

	model = "HiKey Development Board";

	compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";



	aliases {

		serial0 = &uart0;

	};



	chosen {

		stdout-path = "serial0:115200n8";

	};



	memory@0 {

		device_type = "memory";

		reg = <0x0 0x0 0x0 0x40000000>;

	};

};

arch/arm64/boot/dts/hisilicon/hi6220.dtsi

0 → 100644
+171 −0
Original line number Diff line number Diff line 
/*

 * dts file for Hisilicon Hi6220 SoC

 *

 * Copyright (C) 2015, Hisilicon Ltd.

 */



#include <dt-bindings/interrupt-controller/arm-gic.h>



/ {

	compatible = "hisilicon,hi6220";

	interrupt-parent = <&gic>;

	#address-cells = <2>;

	#size-cells = <2>;



	psci {

		compatible = "arm,psci-0.2";

		method = "smc";

	};



	cpus {

		#address-cells = <2>;

		#size-cells = <0>;



		cpu-map {

			cluster0 {

				core0 {

					cpu = <&cpu0>;

				};

				core1 {

					cpu = <&cpu1>;

				};

				core2 {

					cpu = <&cpu2>;

				};

				core3 {

					cpu = <&cpu3>;

				};

			};

			cluster1 {

				core0 {

					cpu = <&cpu4>;

				};

				core1 {

					cpu = <&cpu5>;

				};

				core2 {

					cpu = <&cpu6>;

				};

				core3 {

					cpu = <&cpu7>;

				};

			};

		};



		cpu0: cpu@0 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x0>;

			enable-method = "psci";

		};



		cpu1: cpu@1 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x1>;

			enable-method = "psci";

		};



		cpu2: cpu@2 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x2>;

			enable-method = "psci";

		};



		cpu3: cpu@3 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x3>;

			enable-method = "psci";

		};



		cpu4: cpu@100 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x100>;

			enable-method = "psci";

		};



		cpu5: cpu@101 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x101>;

			enable-method = "psci";

		};



		cpu6: cpu@102 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x102>;

			enable-method = "psci";

		};



		cpu7: cpu@103 {

			compatible = "arm,cortex-a53", "arm,armv8";

			device_type = "cpu";

			reg = <0x0 0x103>;

			enable-method = "psci";

		};

	};



	gic: interrupt-controller@f6801000 {

		compatible = "arm,gic-400";

		reg = <0x0 0xf6801000 0 0x1000>, /* GICD */

		      <0x0 0xf6802000 0 0x2000>, /* GICC */

		      <0x0 0xf6804000 0 0x2000>, /* GICH */

		      <0x0 0xf6806000 0 0x2000>; /* GICV */

		#address-cells = <0>;

		#interrupt-cells = <3>;

		interrupt-controller;

		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;

	};



	timer {

		compatible = "arm,armv8-timer";

		interrupt-parent = <&gic>;

		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;

	};



	soc {

		compatible = "simple-bus";

		#address-cells = <2>;

		#size-cells = <2>;

		ranges;



		ao_ctrl: ao_ctrl@f7800000 {

			compatible = "hisilicon,hi6220-aoctrl", "syscon";

			reg = <0x0 0xf7800000 0x0 0x2000>;

			#clock-cells = <1>;

		};



		sys_ctrl: sys_ctrl@f7030000 {

			compatible = "hisilicon,hi6220-sysctrl", "syscon";

			reg = <0x0 0xf7030000 0x0 0x2000>;

			#clock-cells = <1>;

		};



		media_ctrl: media_ctrl@f4410000 {

			compatible = "hisilicon,hi6220-mediactrl", "syscon";

			reg = <0x0 0xf4410000 0x0 0x1000>;

			#clock-cells = <1>;

		};



		pm_ctrl: pm_ctrl@f7032000 {

			compatible = "hisilicon,hi6220-pmctrl", "syscon";

			reg = <0x0 0xf7032000 0x0 0x1000>;

			#clock-cells = <1>;

		};



		uart0: uart@f8015000 {	/* console */

			compatible = "arm,pl011", "arm,primecell";

			reg = <0x0 0xf8015000 0x0 0x1000>;

			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&ao_ctrl 36>, <&ao_ctrl 36>;

			clock-names = "uartclk", "apb_pclk";

		};

	};

};