Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 77112dd5 authored Feb 08, 2014 by Nicolin Chen Committed by Shawn Guo Feb 09, 2014

ARM: dts: imx: specify the value of audmux pinctrl instead of 0x80000000

We must specify the value of audmux pinctrl if we want to use pinctrl_pm().
Thus change bypass value 0x80000000 to what we exactly need.

This patch also seperately unset PUE bit for TXD so that IOMUX won't pull
up/down the pin after turning into tristate. When we use SSI normal mode to
playback monaural audio via I2S signal, there'd be a pulled curve occur to
its signal at the second slot if setting PUE bit for TXD. And it will make
the second channel to play a constant noise. So by keeping the signal level
in the second slot, we can get a constant high level signal (-1) or a low
level one (0).

Signed-off-by: Nicolin Chen <b42378@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>

parent 60e90acb

arch/arm/boot/dts/imx6q-sabrelite.dts

+4 −4

Original line number	Original line	Diff line number	Diff line
	@@ -133,10 +133,10 @@

	pinctrl_audmux: audmuxgrp {		pinctrl_audmux: audmuxgrp {
	fsl,pins = <		fsl,pins = <
	MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x80000000		MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x130b0
	MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x80000000		MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x130b0
	MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x80000000		MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x110b0
	MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x80000000		MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
	>;		>;
	};		};

arch/arm/boot/dts/imx6qdl-sabresd.dtsi

+4 −4

Original line number	Original line	Diff line number	Diff line
	@@ -192,10 +192,10 @@

	pinctrl_audmux: audmuxgrp {		pinctrl_audmux: audmuxgrp {
	fsl,pins = <		fsl,pins = <
	MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x80000000		MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
	MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x80000000		MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
	MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x80000000		MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
	MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x80000000		MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
	>;		>;
	};		};

arch/arm/boot/dts/imx6qdl-wandboard.dtsi

+4 −4

Original line number	Original line	Diff line number	Diff line
	@@ -98,10 +98,10 @@

	pinctrl_audmux: audmuxgrp {		pinctrl_audmux: audmuxgrp {
	fsl,pins = <		fsl,pins = <
	MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x80000000		MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
	MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x80000000		MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
	MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x80000000		MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
	MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x80000000		MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
	>;		>;
	};		};