Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 76d819e7 authored by David Dai's avatar David Dai
Browse files

ARM: dts: msm: Introduce topology for sdm855



Initial topology to describe NOC connectivity for sdm855.

Change-Id: If445e08c46e6ce1440bc8ae3569d36259baee37a
Signed-off-by: default avatarDavid Dai <daidavid1@codeaurora.org>
parent 49fac36c
Loading
Loading
Loading
Loading
+2103 −0

File added.

Preview size limit exceeded, changes collapsed.

+1 −0
Original line number Diff line number Diff line
@@ -1438,5 +1438,6 @@
#include "sdm855-pinctrl.dtsi"
#include "sdm855-regulator.dtsi"
#include "sdm855-ion.dtsi"
#include "sdm855-bus.dtsi"
#include "sdm855-smp2p.dtsi"
#include "msm-arm-smmu-sdm855.dtsi"
+54 −19
Original line number Diff line number Diff line
@@ -44,10 +44,13 @@
#define	MSM_BUS_FAB_MEM_NOC 6152
#define	MSM_BUS_FAB_IPA_VIRT 6153
#define	MSM_BUS_FAB_CAMNOC_VIRT 6154
#define	MSM_BUS_FAB_COMP_NOC 6155
#define	MSM_BUS_FAB_GEM_NOC 6156

#define	MSM_BUS_FAB_MC_VIRT_DISPLAY 26000
#define	MSM_BUS_FAB_MEM_NOC_DISPLAY 26001
#define	MSM_BUS_FAB_MMSS_NOC_DISPLAY 26002
#define	MSM_BUS_FAB_GEM_NOC_DISPLAY 26003

#define	MSM_BUS_BCM_MC0 7000
#define	MSM_BUS_BCM_MC1 7001
@@ -89,6 +92,8 @@
#define	MSM_BUS_BCM_ACV 7037
#define	MSM_BUS_BCM_ALC 7038
#define	MSM_BUS_BCM_QUP0 7039
#define	MSM_BUS_BCM_CO0 7040
#define	MSM_BUS_BCM_CO1 7041

#define	MSM_BUS_RSC_APPS 8000
#define	MSM_BUS_RSC_DISP 8001
@@ -99,6 +104,8 @@
#define	MSM_BUS_BCM_MM1_DISPLAY 27003
#define	MSM_BUS_BCM_MM2_DISPLAY 27004
#define	MSM_BUS_BCM_MM3_DISPLAY 27005
#define	MSM_BUS_BCM_ACV_DISPLAY 27006
#define	MSM_BUS_BCM_ALC_DISPLAY 27007

#define	MSM_BUS_MASTER_FIRST 1
#define	MSM_BUS_MASTER_AMPSS_M0 1
@@ -251,7 +258,20 @@
#define	MSM_BUS_MASTER_CAMNOC_HF1_UNCOMP 147
#define	MSM_BUS_MASTER_CAMNOC_SF_UNCOMP 148
#define	MSM_BUS_MASTER_GIC 149
#define	MSM_BUS_MASTER_MASTER_LAST 150
#define	MSM_BUS_MASTER_EMMC 150
#define	MSM_BUS_MASTER_QUP_0 151
#define	MSM_BUS_MASTER_QSPI 152
#define	MSM_BUS_MASTER_QUP_1 152
#define	MSM_BUS_MASTER_QUP_2 153
#define	MSM_BUS_MASTER_NPU 154
#define	MSM_BUS_MASTER_GPU_TCU 155
#define	MSM_BUS_MASTER_SYS_TCU 156
#define	MSM_BUS_MASTER_GEM_NOC_CFG 157
#define	MSM_BUS_MASTER_COMPUTE_NOC 158
#define	MSM_BUS_MASTER_GEM_NOC_PCIE_SNOC 159
#define	MSM_BUS_MASTER_ECC 160
#define	MSM_BUS_MASTER_GEM_NOC_SNOC 161
#define	MSM_BUS_MASTER_MASTER_LAST 170

#define	MSM_BUS_MASTER_LLCC_DISPLAY 20000
#define	MSM_BUS_MASTER_MNOC_HF_MEM_NOC_DISPLAY 20001
@@ -332,7 +352,11 @@
#define	MSM_BUS_SNOC_INT_2 10066
#define	MSM_BUS_A0NOC_QDSS_INT	10067
#define	MSM_BUS_SLAVE_ANOC_PCIE_A1NOC_SNOC 10068
#define	MSM_BUS_INT_LAST 10069
#define	MSM_BUS_SLAVE_ANOC_PCIE_GEM_NOC 10069
#define	MSM_BUS_SLAVE_CDSP_MEM_NOC 10070
#define	MSM_BUS_SLAVE_GEM_NOC_SNOC 10071
#define	MSM_BUS_SLAVE_SNOC_GEM_NOC_GC 10072
#define	MSM_BUS_SLAVE_SNOC_GEM_NOC_SF 10073

#define	MSM_BUS_INT_TEST_ID	20000
#define	MSM_BUS_INT_TEST_LAST	20050
@@ -592,7 +616,18 @@
#define	MSM_BUS_SLAVE_MEM_NOC_SNOC 776
#define	MSM_BUS_SLAVE_IPA_CORE 777
#define	MSM_BUS_SLAVE_CAMNOC_UNCOMP 778
#define	MSM_BUS_SLAVE_LAST 779
#define	MSM_BUS_SLAVE_AHB2PHY_SOUTH 779
#define	MSM_BUS_SLAVE_RBCPR_MMCX_CFG 780
#define	MSM_BUS_SLAVE_EMAC_CFG 781
#define	MSM_BUS_SLAVE_NPU_CFG 782
#define	MSM_BUS_SLAVE_NORTH_PHY_CFG 783
#define	MSM_BUS_SLAVE_QSPI 784
#define	MSM_BUS_SLAVE_QUP_2 785
#define	MSM_BUS_SLAVE_QUP_1 786
#define	MSM_BUS_SLAVE_QUP_0 787
#define	MSM_BUS_SLAVE_GEM_NOC_CFG 788
#define	MSM_BUS_SLAVE_ECC 789
#define	MSM_BUS_SLAVE_SERVICE_GEM_NOC 790

#define	MSM_BUS_SLAVE_EBI_CH0_DISPLAY 20512
#define	MSM_BUS_SLAVE_LLCC_DISPLAY 20513