Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 75dc7621 authored by Taniya Das's avatar Taniya Das
Browse files

ARM: dts: msm: Update NPU CC clock node for SDMMAGPIE 



Use the real clock & gdsc drivers for NPUCC.

Change-Id: I9301d8a37f6193f622dd1c5d0ea37573ca418483
Signed-off-by: default avatarTaniya Das <tdas@codeaurora.org>
parent 16721063

arch/arm64/boot/dts/qcom/sdmmagpie-gdsc.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -218,7 +218,7 @@ 


	/* GDSCs in NPU CC */

	npu_core_gdsc: qcom,gdsc@9911028 {

		compatible = "regulator-fixed";

		compatible = "qcom,gdsc";

		regulator-name = "npu_core_gdsc";

		reg = <0x9911028 0x4>;

		status = "disabled";

arch/arm64/boot/dts/qcom/sdmmagpie.dtsi

+7 −2
Original line number Diff line number Diff line
@@ -684,8 +684,11 @@ 
	};



	clock_npucc: qcom,npucc {

		compatible = "qcom,dummycc";

		clock-output-names = "npucc_clocks";

		compatible = "qcom,npucc-sdmmagpie", "syscon";

		reg = <0x9910000 0x10000>;

		reg-names = "cc_base";

		vdd_cx-supply = <&VDD_CX_LEVEL>;

		npu_gdsc-supply = <&npu_core_gdsc>;

		#clock-cells = <1>;

		#reset-cells = <1>;

	};
@@ -1791,6 +1794,8 @@ 
};



&npu_core_gdsc {

	clock-names = "ahb_clk";

	clocks = <&clock_gcc GCC_NPU_CFG_AHB_CLK>;

	status = "ok";

};