Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 724a6905 authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915/chv: Clarify VLV/CHV PIPESTAT bits a bit more 



Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarAntti Koskipää <antti.koskipaa@linux.intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 84fd4f4e

drivers/gpu/drm/i915/i915_irq.c

+8 −2
Original line number Diff line number Diff line
@@ -618,11 +618,17 @@ static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask) 
	u32 enable_mask = status_mask << 16;



	/*

	 * On pipe A we don't support the PSR interrupt yet, on pipe B the

	 * same bit MBZ.

	 * On pipe A we don't support the PSR interrupt yet,

	 * on pipe B and C the same bit MBZ.

	 */

	if (WARN_ON_ONCE(status_mask & PIPE_A_PSR_STATUS_VLV))

		return 0;

	/*

	 * On pipe B and C we don't support the PSR interrupt yet, on pipe

	 * A the same bit is for perf counters which we don't use either.

	 */

	if (WARN_ON_ONCE(status_mask & PIPE_B_PSR_STATUS_VLV))

		return 0;



	enable_mask &= ~(PIPE_FIFO_UNDERRUN_STATUS |

			 SPRITE0_FLIP_DONE_INT_EN_VLV |