Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6e316f9c authored by Vince Weaver's avatar Vince Weaver Committed by Ingo Molnar
Browse files

blackfin, perf: Use common PMU interrupt disabled code 



Transition to using the new generic PERF_PMU_CAP_NO_INTERRUPT method for
failing a sampling event when no PMU interrupt is available.

Signed-off-by: default avatarVince Weaver <vincent.weaver@maine.edu>
Signed-off-by: default avatarPeter Zijlstra <peterz@infradead.org>
Cc: Arnaldo Carvalho de Melo <acme@kernel.org>
Cc: Paul Mackerras <paulus@samba.org>
Cc: Steven Miao <realmz6@gmail.com>
Cc: adi-buildroot-devel@lists.sourceforge.net
Link: http://lkml.kernel.org/r/alpine.DEB.2.10.1406150200360.16738@vincent-weaver-1.umelst.maine.edu


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent 2cc9e588

arch/blackfin/kernel/perf_event.c

+7 −8
Original line number Diff line number Diff line
@@ -389,14 +389,6 @@ static int bfin_pmu_event_init(struct perf_event *event) 
	if (attr->exclude_hv || attr->exclude_idle)

		return -EPERM;



	/*

	 * All of the on-chip counters are "limited", in that they have

	 * no interrupts, and are therefore unable to do sampling without

	 * further work and timer assistance.

	 */

	if (hwc->sample_period)

		return -EINVAL;



	ret = 0;

	switch (attr->type) {

	case PERF_TYPE_RAW:
@@ -490,6 +482,13 @@ static int __init bfin_pmu_init(void) 
{

	int ret;



	/*

	 * All of the on-chip counters are "limited", in that they have

	 * no interrupts, and are therefore unable to do sampling without

	 * further work and timer assistance.

	 */

	pmu.capabilities |= PERF_PMU_CAP_NO_INTERRUPT;



	ret = perf_pmu_register(&pmu, "cpu", PERF_TYPE_RAW);

	if (!ret)

		perf_cpu_notifier(bfin_pmu_notifier);