Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6b6b9af4 authored by David Dai's avatar David Dai Committed by Adam Bickett
Browse files

ARM: dts: msm: Introduce topology for sdmshrike 



Initial topology to describe NOC connectivity for sdmshrike.

Change-Id: I8db28fa242e7194965c84f0fc3a30c8c8f19bc2c
Signed-off-by: default avatarDavid Dai <daidavid1@codeaurora.org>
parent 8a796c69

arch/arm64/boot/dts/qcom/sdmshrike-bus.dtsi

0 → 100644
+2138 −0

File added.

Preview size limit exceeded, changes collapsed.

arch/arm64/boot/dts/qcom/sdmshrike.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -770,4 +770,5 @@ 
#include "sdmshrike-pinctrl.dtsi"

#include "sdmshrike-regulators.dtsi"

#include "sdmshrike-ion.dtsi"

#include "sdmshrike-bus.dtsi"

#include "msm-arm-smmu-sdmshrike.dtsi"

include/dt-bindings/msm/msm-bus-ids.h

+17 −2
Original line number Diff line number Diff line
@@ -94,6 +94,7 @@ 
#define	MSM_BUS_BCM_QUP0 7039

#define	MSM_BUS_BCM_CO0 7040

#define	MSM_BUS_BCM_CO1 7041

#define	MSM_BUS_BCM_CO2 7042



#define	MSM_BUS_RSC_APPS 8000

#define	MSM_BUS_RSC_DISP 8001
@@ -107,7 +108,6 @@ 
#define	MSM_BUS_BCM_ACV_DISPLAY 27006

#define	MSM_BUS_BCM_ALC_DISPLAY 27007



#define	MSM_BUS_MASTER_FIRST 1

#define	MSM_BUS_MASTER_AMPSS_M0 1

#define	MSM_BUS_MASTER_AMPSS_M1 2

#define	MSM_BUS_APPSS_MASTER_FAB_MMSS 3
@@ -271,7 +271,11 @@ 
#define	MSM_BUS_MASTER_ECC 160

#define	MSM_BUS_MASTER_GEM_NOC_SNOC 161

#define	MSM_BUS_MASTER_QSPI 162

#define	MSM_BUS_MASTER_MASTER_LAST 170

#define	MSM_BUS_MASTER_UFS_GEN4 163

#define	MSM_BUS_MASTER_USB3_2 164

#define	MSM_BUS_MASTER_QSPI_0 165

#define	MSM_BUS_MASTER_QSPI_1 166

#define	MSM_BUS_MASTER_PCIE_3 167



#define	MSM_BUS_MASTER_LLCC_DISPLAY 20000

#define	MSM_BUS_MASTER_MNOC_HF_MEM_NOC_DISPLAY 20001
@@ -628,6 +632,17 @@ 
#define	MSM_BUS_SLAVE_GEM_NOC_CFG 788

#define	MSM_BUS_SLAVE_ECC 789

#define	MSM_BUS_SLAVE_SERVICE_GEM_NOC 790

#define	MSM_BUS_SLAVE_AHB2PHY_CENTER 791

#define	MSM_BUS_SLAVE_AHB2PHY_EAST 792

#define	MSM_BUS_SLAVE_AHB2PHY_WEST 793

#define	MSM_BUS_SLAVE_PCIE_3_CFG 794

#define	MSM_BUS_SLAVE_QSPI_0 795

#define	MSM_BUS_SLAVE_QSPI_1 796

#define	MSM_BUS_SLAVE_UFS_MEM_0_CFG 797

#define	MSM_BUS_SLAVE_UFS_MEM_1_CFG 798

#define	MSM_BUS_SLAVE_USB3_2 799

#define	MSM_BUS_SLAVE_SERVICE_GEM_NOC_1 800

#define	MSM_BUS_SLAVE_PCIE_3 801



#define	MSM_BUS_SLAVE_EBI_CH0_DISPLAY 20512

#define	MSM_BUS_SLAVE_LLCC_DISPLAY 20513